Home
last modified time | relevance | path

Searched refs:_pwr_reg (Results 1 – 20 of 20) sorted by relevance

/linux-6.3-rc2/drivers/clk/mediatek/
A Dclk-mt7981-apmixed.c27 #define PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
31 .id = _id, .name = _name, .reg = _reg, .pwr_reg = _pwr_reg, \
40 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, \ argument
42 PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
A Dclk-mt7986-apmixed.c25 #define PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
29 .id = _id, .name = _name, .reg = _reg, .pwr_reg = _pwr_reg, \
38 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, \ argument
40 PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
A Dclk-mt8173-apmixedsys.c22 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
28 .pwr_reg = _pwr_reg, \
42 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
45 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
A Dclk-mt8195-apusys_pll.c28 #define PLL(_id, _name, _reg, _pwr_reg, _pd_reg, _pcw_reg) { \ argument
32 .pwr_reg = _pwr_reg, \
A Dclk-mt6795-apmixedsys.c24 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
29 .pwr_reg = _pwr_reg, \
A Dclk-mt8195-apmixedsys.c31 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument
39 .pwr_reg = _pwr_reg, \
A Dclk-mt7629.c25 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
31 .pwr_reg = _pwr_reg, \
46 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
49 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
A Dclk-mt8186-apmixedsys.c18 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument
25 .pwr_reg = _pwr_reg, \
A Dclk-mt6797.c613 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
619 .pwr_reg = _pwr_reg, \
633 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
636 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
A Dclk-mt8516.c739 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
745 .pwr_reg = _pwr_reg, \
759 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
762 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
A Dclk-mt7622.c25 #define PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits,\ argument
31 .pwr_reg = _pwr_reg, \
46 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
49 PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits,\
A Dclk-mt8167.c985 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
991 .pwr_reg = _pwr_reg, \
1005 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
1008 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
A Dclk-mt6779.c1147 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument
1155 .pwr_reg = _pwr_reg, \
1174 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument
1179 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \
A Dclk-mt2712.c1167 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
1174 .pwr_reg = _pwr_reg, \
1190 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
1193 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \
A Dclk-mt6765.c717 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
723 .pwr_reg = _pwr_reg, \
741 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
745 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \
A Dclk-mt8183.c990 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument
998 .pwr_reg = _pwr_reg, \
1017 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument
1022 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \
A Dclk-mt8192.c985 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument
993 .pwr_reg = _pwr_reg, \
1013 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \ argument
1017 PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \
A Dclk-mt8365.c764 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
771 .pwr_reg = _pwr_reg, \
790 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
794 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, \
A Dclk-mt8135.c617 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, _pd_shift, _tuner_reg,… argument
621 .pwr_reg = _pwr_reg, \
A Dclk-mt2701.c941 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, \ argument
946 .pwr_reg = _pwr_reg, \

Completed in 30 milliseconds