b3WireDataLength (reference) in projects: linux-6.3-rc2

Searched refs:b3WireDataLength (Results 1 – 7 of 7) sorted by relevance

/linux-6.3-rc2/drivers/staging/rtl8192u/
A D	r819xU_phyreg.h	`112 #define b3WireDataLength 0x800 macro`
A D	r8190_rtl8256.c	`153 …rtl8192_setBBreg(dev, pPhyReg->rfHSSIPara2, b3WireDataLength, 0x0); /* Set 0 to 12 bits for Z-seri… in phy_rf8256_config_para_file()`
/linux-6.3-rc2/drivers/staging/rtl8723bs/hal/
A D	rtl8723b_rf6052.c	`119 …PHY_SetBBReg(Adapter, pPhyReg->rfHSSIPara2, b3WireDataLength, 0x0); /* Set 0 to 12 bits for 8255… in phy_RF6052_Config_ParaFile()`
/linux-6.3-rc2/drivers/staging/rtl8192e/rtl8192e/
A D	r8190P_rtl8256.c	`95 b3WireDataLength, 0x0); in rtl92e_config_rf()`
A D	r8192E_phyreg.h	`305 #define b3WireDataLength 0x800 macro`
/linux-6.3-rc2/drivers/staging/rtl8712/
A D	rtl871x_mp_phy_regdef.h	`466 #define b3WireDataLength 0x800 /* Reg 0x820~84f rFPGA0_XA_HSSIParm1 */ macro`
/linux-6.3-rc2/drivers/staging/rtl8723bs/include/
A D	Hal8192CPhyReg.h	`552 #define b3WireDataLength 0x800 /* Reg 0x820~84f rFPGA0_XA_HSSIParameter1 */ macro`

Completed in 21 milliseconds