Home
last modified time | relevance | path

Searched refs:clk_csr (Results 1 – 15 of 15) sorted by relevance

/linux-6.3-rc2/drivers/net/ethernet/stmicro/stmmac/
A Dstmmac_mdio.c95 value |= (priv->clk_csr << priv->hw->mii.clk_csr_shift) in stmmac_xgmac2_mdio_read()
177 value |= (priv->clk_csr << priv->hw->mii.clk_csr_shift) in stmmac_xgmac2_mdio_write()
282 value |= (priv->clk_csr << priv->hw->mii.clk_csr_shift) in stmmac_mdio_read_c22()
323 value |= (priv->clk_csr << priv->hw->mii.clk_csr_shift) in stmmac_mdio_read_c45()
383 value |= (priv->clk_csr << priv->hw->mii.clk_csr_shift) in stmmac_mdio_write_c22()
424 value |= (priv->clk_csr << priv->hw->mii.clk_csr_shift) in stmmac_mdio_write_c45()
A Dstmmac_pci.c24 plat->clk_csr = 2; /* clk_csr_i = 20-35MHz & MDC = clk_csr_i/16 */ in common_default_data()
77 plat->clk_csr = 5; in snps_gmac5_default_data()
A Dstmmac_platform.c446 plat->clk_csr = -1; in stmmac_probe_config_dt()
447 if (of_property_read_u32(np, "snps,clk-csr", &plat->clk_csr)) in stmmac_probe_config_dt()
448 of_property_read_u32(np, "clk_csr", &plat->clk_csr); in stmmac_probe_config_dt()
A Ddwmac-loongson.c14 plat->clk_csr = 2; /* clk_csr_i = 20-35MHz & MDC = clk_csr_i/16 */ in loongson_default_data()
A Dstmmac_main.c330 priv->clk_csr = 0x03; in stmmac_clk_csr_set()
332 priv->clk_csr = 0x02; in stmmac_clk_csr_set()
334 priv->clk_csr = 0x01; in stmmac_clk_csr_set()
336 priv->clk_csr = 0; in stmmac_clk_csr_set()
341 priv->clk_csr = 0x5; in stmmac_clk_csr_set()
343 priv->clk_csr = 0x4; in stmmac_clk_csr_set()
345 priv->clk_csr = 0x3; in stmmac_clk_csr_set()
347 priv->clk_csr = 0x2; in stmmac_clk_csr_set()
349 priv->clk_csr = 0x1; in stmmac_clk_csr_set()
351 priv->clk_csr = 0x0; in stmmac_clk_csr_set()
[all …]
A Dstmmac.h250 int clk_csr; member
A Ddwmac-intel.c421 plat->clk_csr = 2; /* clk_csr_i = 20-35MHz & MDC = clk_csr_i/16 */ in common_default_data()
458 plat->clk_csr = 5; in intel_mgbe_common_data()
/linux-6.3-rc2/include/linux/
A Dsxgbe_platform.h46 int clk_csr; member
A Dstmmac.h202 int clk_csr; member
/linux-6.3-rc2/drivers/net/ethernet/samsung/sxgbe/
A Dsxgbe_main.c176 priv->clk_csr = SXGBE_CSR_100_150M; in sxgbe_clk_csr_set()
178 priv->clk_csr = SXGBE_CSR_150_250M; in sxgbe_clk_csr_set()
180 priv->clk_csr = SXGBE_CSR_250_300M; in sxgbe_clk_csr_set()
182 priv->clk_csr = SXGBE_CSR_300_350M; in sxgbe_clk_csr_set()
184 priv->clk_csr = SXGBE_CSR_350_400M; in sxgbe_clk_csr_set()
186 priv->clk_csr = SXGBE_CSR_400_500M; in sxgbe_clk_csr_set()
2163 if (!priv->plat->clk_csr) in sxgbe_drv_probe()
2166 priv->clk_csr = priv->plat->clk_csr; in sxgbe_drv_probe()
A Dsxgbe_mdio.c48 ((sp->clk_csr & 0x7) << 19) | SXGBE_MII_BUSY; in sxgbe_mdio_ctrl_data()
A Dsxgbe_common.h489 int clk_csr; member
/linux-6.3-rc2/drivers/crypto/qat/qat_common/
A Dqat_hal.c475 unsigned int clk_csr = handle->chip_info->glb_clk_enable_csr; in qat_hal_clr_reset() local
494 csr_val = GET_CAP_CSR(handle, clk_csr); in qat_hal_clr_reset()
496 SET_CAP_CSR(handle, clk_csr, csr_val); in qat_hal_clr_reset()
/linux-6.3-rc2/arch/arm64/boot/dts/freescale/
A Dimx93.dtsi598 clk_csr = <0>;
/linux-6.3-rc2/Documentation/networking/device_drivers/ethernet/stmicro/
A Dstmmac.rst370 int clk_csr;

Completed in 36 milliseconds