Searched refs:clk_phase (Results 1 – 4 of 4) sorted by relevance
| /linux-6.3-rc2/drivers/mmc/host/ |
| A D | dw_mmc-pltfm.c | 75 u32 clk_phase[2] = {0}, reg_offset, reg_shift; in dw_mci_socfpga_priv_init() local
78 rc = of_property_read_variable_u32_array(np, "clk-phase-sd-hs", &clk_phase[0], 2, 0); in dw_mci_socfpga_priv_init()
91 for (i = 0; i < ARRAY_SIZE(clk_phase); i++) in dw_mci_socfpga_priv_init()
92 clk_phase[i] /= SOCFPGA_DW_MMC_CLK_PHASE_STEP; in dw_mci_socfpga_priv_init()
94 hs_timing = SYSMGR_SDMMC_CTRL_SET(clk_phase[0], clk_phase[1], reg_shift); in dw_mci_socfpga_priv_init()
|
| A D | sdhci-of-arasan.c | 1039 u32 clk_phase[2] = {0}; in arasan_dt_read_clk_phase() local
1046 ret = of_property_read_variable_u32_array(np, prop, &clk_phase[0], in arasan_dt_read_clk_phase()
1056 clk_data->clk_phase_in[timing] = clk_phase[0]; in arasan_dt_read_clk_phase()
1057 clk_data->clk_phase_out[timing] = clk_phase[1]; in arasan_dt_read_clk_phase()
|
| /linux-6.3-rc2/include/trace/events/ |
| A D | clk.h | 198 DECLARE_EVENT_CLASS(clk_phase,
217 DEFINE_EVENT(clk_phase, clk_set_phase,
224 DEFINE_EVENT(clk_phase, clk_set_phase_complete,
|
| /linux-6.3-rc2/sound/soc/codecs/ |
| A D | lm49453.c | 1146 int clk_phase = 0; in lm49453_set_dai_fmt() local
1173 clk_phase = (1 << 5); in lm49453_set_dai_fmt()
1178 clk_phase = (1 << 5); in lm49453_set_dai_fmt()
1187 (aif_val | mode | clk_phase)); in lm49453_set_dai_fmt()
|
Completed in 9 milliseconds