Home
last modified time | relevance | path

Searched refs:dce_hwseq (Results 1 – 25 of 50) sorted by relevance

12

/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/inc/
A Dhw_sequencer_private.h67 struct dce_hwseq;
110 void (*disable_vga)(struct dce_hwseq *hws);
116 void (*enable_power_gating_plane)(struct dce_hwseq *hws,
118 void (*dpp_pg_control)(struct dce_hwseq *hws,
121 void (*hubp_pg_control)(struct dce_hwseq *hws,
124 void (*dsc_pg_control)(struct dce_hwseq *hws,
127 bool (*dsc_pg_status)(struct dce_hwseq *hws,
141 void (*dccg_init)(struct dce_hwseq *hws);
150 void (*setup_hpo_hw_control)(const struct dce_hwseq *hws, bool enable);
163 struct dce_hwseq { struct
A Dhw_sequencer.h45 struct dce_hwseq;
75 void (*update_dchub)(struct dce_hwseq *hws,
163 int (*init_sys_ctx)(struct dce_hwseq *hws,
166 void (*init_vm_ctx)(struct dce_hwseq *hws,
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn31/
A Ddcn31_hwseq.h36 struct dce_hwseq *hws,
41 struct dce_hwseq *hws,
49 void dcn31_hubp_pg_control(struct dce_hwseq *hws, unsigned int hubp_inst, bool power_on);
50 int dcn31_init_sys_ctx(struct dce_hwseq *hws, struct dc *dc, struct dc_phy_addr_space_config *pa_co…
57 void dcn31_setup_hpo_hw_control(const struct dce_hwseq *hws, bool enable);
A Ddcn31_hwseq.c70 struct dce_hwseq *hws = dc->hwseq; in enable_memory_low_power()
111 struct dce_hwseq *hws = dc->hwseq; in dcn31_init_hw()
301 struct dce_hwseq *hws, in dcn31_dsc_pg_control()
365 struct dce_hwseq *hws, in dcn31_enable_power_gating_plane()
466 void dcn31_hubp_pg_control(struct dce_hwseq *hws, unsigned int hubp_inst, bool power_on) in dcn31_hubp_pg_control()
505 int dcn31_init_sys_ctx(struct dce_hwseq *hws, struct dc *dc, struct dc_phy_addr_space_config *pa_co… in dcn31_init_sys_ctx()
600 struct dce_hwseq *hws = dc->hwseq; in dcn31_reset_hw_ctx_wrap()
630 void dcn31_setup_hpo_hw_control(const struct dce_hwseq *hws, bool enable) in dcn31_setup_hpo_hw_control()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn20/
A Ddcn20_hwseq.h91 struct dce_hwseq *hws);
94 struct dce_hwseq *hws,
97 struct dce_hwseq *hws,
101 struct dce_hwseq *hws,
120 struct dce_hwseq *hws,
128 struct dce_hwseq *hws,
134 void dcn20_dccg_init(struct dce_hwseq *hws);
135 int dcn20_init_sys_ctx(struct dce_hwseq *hws,
A Ddcn20_hwseq.c189 struct dce_hwseq *hws, in dcn20_enable_power_gating_plane()
254 struct dce_hwseq *hws) in dcn20_disable_vga()
281 struct dce_hwseq *hws = dc->hwseq; in dcn20_init_blank()
343 struct dce_hwseq *hws, in dcn20_dsc_pg_control()
420 struct dce_hwseq *hws, in dcn20_dpp_pg_control()
494 struct dce_hwseq *hws, in dcn20_hubp_pg_control()
572 struct dce_hwseq *hws = dc->hwseq; in dcn20_plane_atomic_disable()
663 struct dce_hwseq *hws = dc->hwseq; in dcn20_enable_stream_timing()
930 struct dce_hwseq *hws = dc->hwseq; in dcn20_set_input_transfer_func()
1125 struct dce_hwseq *hws, in dcn20_power_on_plane()
[all …]
A Ddcn20_resource.h70 struct dce_hwseq *dcn20_hwseq_create(
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn303/
A Ddcn303_hwseq.h13 void dcn303_dpp_pg_control(struct dce_hwseq *hws, unsigned int dpp_inst, bool power_on);
14 void dcn303_hubp_pg_control(struct dce_hwseq *hws, unsigned int hubp_inst, bool power_on);
15 void dcn303_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on);
16 void dcn303_enable_power_gating_plane(struct dce_hwseq *hws, bool enable);
A Ddcn303_hwseq.c27 void dcn303_dpp_pg_control(struct dce_hwseq *hws, unsigned int dpp_inst, bool power_on) in dcn303_dpp_pg_control()
32 void dcn303_hubp_pg_control(struct dce_hwseq *hws, unsigned int hubp_inst, bool power_on) in dcn303_hubp_pg_control()
37 void dcn303_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on) in dcn303_dsc_pg_control()
42 void dcn303_enable_power_gating_plane(struct dce_hwseq *hws, bool enable) in dcn303_enable_power_gating_plane()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dce/
A Ddce_hwseq.c40 void dce_enable_fe_clock(struct dce_hwseq *hws, in dce_enable_fe_clock()
53 struct dce_hwseq *hws = dc->hwseq; in dce_pipe_control_lock()
97 void dce_set_blender_mode(struct dce_hwseq *hws, in dce_set_blender_mode()
138 static void dce_disable_sram_shut_down(struct dce_hwseq *hws) in dce_disable_sram_shut_down()
145 static void dce_underlay_clock_enable(struct dce_hwseq *hws) in dce_underlay_clock_enable()
163 void dce_clock_gating_power_up(struct dce_hwseq *hws, in dce_clock_gating_power_up()
175 void dce_crtc_switch_to_clk_src(struct dce_hwseq *hws, in dce_crtc_switch_to_clk_src()
A DMakefile29 DCE = dce_audio.o dce_stream_encoder.o dce_link_encoder.o dce_hwseq.o \
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn302/
A Ddcn302_hwseq.h31 void dcn302_dpp_pg_control(struct dce_hwseq *hws, unsigned int dpp_inst, bool power_on);
32 void dcn302_hubp_pg_control(struct dce_hwseq *hws, unsigned int hubp_inst, bool power_on);
33 void dcn302_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on);
A Ddcn302_hwseq.c45 void dcn302_dpp_pg_control(struct dce_hwseq *hws, unsigned int dpp_inst, bool power_on) in dcn302_dpp_pg_control()
102 void dcn302_hubp_pg_control(struct dce_hwseq *hws, unsigned int hubp_inst, bool power_on) in dcn302_hubp_pg_control()
159 void dcn302_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on) in dcn302_dsc_pg_control()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn314/
A Ddcn314_hwseq.h36 void dcn314_dsc_pg_control(struct dce_hwseq *hws, unsigned int dsc_inst, bool power_on);
38 void dcn314_enable_power_gating_plane(struct dce_hwseq *hws, bool enable);
44 void dcn314_hubp_pg_control(struct dce_hwseq *hws, unsigned int hubp_inst, bool power_on);
A Ddcn314_hwseq.c238 struct dce_hwseq *hws, in dcn314_dsc_pg_control()
308 void dcn314_enable_power_gating_plane(struct dce_hwseq *hws, bool enable) in dcn314_enable_power_gating_plane()
393 void dcn314_hubp_pg_control(struct dce_hwseq *hws, unsigned int hubp_inst, bool power_on) in dcn314_hubp_pg_control()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn32/
A Ddcn32_hwseq.h34 struct dce_hwseq *hws,
39 struct dce_hwseq *hws,
42 void dcn32_hubp_pg_control(struct dce_hwseq *hws, unsigned int hubp_inst, bool power_on);
98 struct dce_hwseq *hws,
A Ddcn32_hwseq.c71 struct dce_hwseq *hws, in dcn32_dsc_pg_control()
130 struct dce_hwseq *hws, in dcn32_enable_power_gating_plane()
151 void dcn32_hubp_pg_control(struct dce_hwseq *hws, unsigned int hubp_inst, bool power_on) in dcn32_hubp_pg_control()
496 struct dce_hwseq *hws = dc->hwseq; in dcn32_set_input_transfer_func()
664 struct dce_hwseq *hws = dc->hwseq; in dcn32_program_mall_pipe_config()
717 struct dce_hwseq *hws = dc->hwseq; in dcn32_init_hw()
1149 struct dce_hwseq *hws = link->dc->hwseq; in dcn32_unblank_stream()
1320 struct dce_hwseq *hws, in dcn32_dsc_pg_status()
1355 struct dce_hwseq *hws = dc->hwseq; in dcn32_update_dsc_pg()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn10/
A Ddcn10_hw_sequencer.h87 struct dce_hwseq *hws,
91 struct dce_hwseq *hws,
95 struct dce_hwseq *hws,
99 struct dce_hwseq *hws);
112 void dcn10_update_dchub(struct dce_hwseq *hws, struct dchub_init_data *dh_data);
A Ddcn10_hw_sequencer.c128 struct dce_hwseq *hws = dc->hwseq; in log_mpc_crc()
553 struct dce_hwseq *hws, in dcn10_enable_power_gating_plane()
575 struct dce_hwseq *hws) in dcn10_disable_vga()
617 struct dce_hwseq *hws, in dcn10_dpp_pg_control()
678 struct dce_hwseq *hws, in dcn10_hubp_pg_control()
730 struct dce_hwseq *hws, in power_on_plane()
753 struct dce_hwseq *hws = dc->hwseq; in undo_DEGVIDCN10_253_wa()
773 struct dce_hwseq *hws = dc->hwseq; in apply_DEGVIDCN10_253_wa()
803 struct dce_hwseq *hws = dc->hwseq; in dcn10_bios_golden_init()
2371 struct dce_hwseq *hws) in mmhub_read_vm_system_aperture_settings()
[all …]
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn201/
A Ddcn201_hwseq.c85 static bool gpu_addr_to_uma(struct dce_hwseq *hwseq, in gpu_addr_to_uma()
104 static void plane_address_in_gpu_space_to_uma(struct dce_hwseq *hwseq, in plane_address_in_gpu_space_to_uma()
135 struct dce_hwseq *hws = dc->hwseq; in dcn201_update_plane_addr()
165 struct dce_hwseq *hws = dc->hwseq; in dcn201_init_blank()
199 static void read_mmhub_vm_setup(struct dce_hwseq *hws) in read_mmhub_vm_setup()
224 struct dce_hwseq *hws = dc->hwseq; in dcn201_init_hw()
391 struct dce_hwseq *hws = dc->hwseq; in dcn201_plane_atomic_disconnect()
543 struct dce_hwseq *hws = dc->hwseq; in dcn201_pipe_control_lock()
612 struct dce_hwseq *hws = link->dc->hwseq; in dcn201_unblank_stream()
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dcn21/
A Ddcn21_hwseq.c53 struct dce_hwseq *hws) in mmhub_update_page_table_config()
67 int dcn21_init_sys_ctx(struct dce_hwseq *hws, struct dc *dc, struct dc_phy_addr_space_config *pa_co… in dcn21_init_sys_ctx()
90 struct dce_hwseq *hws = dc->hwseq; in dcn21_s0i3_golden_init_wa()
A Ddcn21_hwseq.h33 int dcn21_init_sys_ctx(struct dce_hwseq *hws,
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/dce120/
A Ddce120_hw_sequencer.c197 struct dce_hwseq *hws, in dce120_update_dchub()
253 bool dce121_xgmi_enabled(struct dce_hwseq *hws) in dce121_xgmi_enabled()
A Ddce120_hw_sequencer.h34 bool dce121_xgmi_enabled(struct dce_hwseq *hws);
A Ddce120_resource.c801 static struct dce_hwseq *dce120_hwseq_create( in dce120_hwseq_create()
804 struct dce_hwseq *hws = kzalloc(sizeof(struct dce_hwseq), GFP_KERNEL); in dce120_hwseq_create()
815 static struct dce_hwseq *dce121_hwseq_create( in dce121_hwseq_create()
818 struct dce_hwseq *hws = kzalloc(sizeof(struct dce_hwseq), GFP_KERNEL); in dce121_hwseq_create()

Completed in 41 milliseconds

12