Home
last modified time | relevance | path

Searched refs:frac_div (Results 1 – 10 of 10) sorted by relevance

/linux-6.3-rc2/drivers/clk/tegra/
A Dclk-super.c148 struct clk_hw *div_hw = &super->frac_div.hw; in clk_super_round_rate()
159 struct clk_hw *div_hw = &super->frac_div.hw; in clk_super_recalc_rate()
170 struct clk_hw *div_hw = &super->frac_div.hw; in clk_super_set_rate()
180 struct clk_hw *div_hw = &super->frac_div.hw; in clk_super_restore_context()
259 super->frac_div.reg = reg + 4; in tegra_clk_register_super_clk()
260 super->frac_div.shift = 16; in tegra_clk_register_super_clk()
261 super->frac_div.width = 8; in tegra_clk_register_super_clk()
262 super->frac_div.frac_width = 1; in tegra_clk_register_super_clk()
263 super->frac_div.lock = lock; in tegra_clk_register_super_clk()
A Dclk-tegra-super-cclk.c156 super->frac_div.reg = reg + 4; in tegra_clk_register_super_cclk()
157 super->frac_div.shift = 16; in tegra_clk_register_super_cclk()
158 super->frac_div.width = 8; in tegra_clk_register_super_cclk()
159 super->frac_div.frac_width = 1; in tegra_clk_register_super_cclk()
160 super->frac_div.lock = lock; in tegra_clk_register_super_cclk()
A Dclk.h742 struct tegra_clk_frac_div frac_div; member
/linux-6.3-rc2/drivers/clk/x86/
A Dclk-cgu-pll.c26 unsigned int div, unsigned int frac, unsigned int frac_div) in lgm_pll_calc_rate() argument
33 do_div(frate, frac_div); in lgm_pll_calc_rate()
/linux-6.3-rc2/sound/soc/codecs/
A Dcx2072x.c591 unsigned int frac_div; in cx2072x_config_pll() local
625 frac_div = pll_output - (int_div * pll_input); in cx2072x_config_pll()
627 if (frac_div) { in cx2072x_config_pll()
628 frac_div *= 1000; in cx2072x_config_pll()
629 frac_div /= pll_input; in cx2072x_config_pll()
630 frac_num = (u64)(4000 + frac_div) * ((1 << 20) - 4); in cx2072x_config_pll()
638 if (frac_div == 0) { in cx2072x_config_pll()
653 if (frac_div == 0) { in cx2072x_config_pll()
A Dda732x.c1120 u64 frac_div; in da732x_set_dai_pll() local
1158 frac_div = (u64)(freq_out % fref) * 8192ULL; in da732x_set_dai_pll()
1159 do_div(frac_div, fref); in da732x_set_dai_pll()
1160 div_mid = (frac_div >> DA732X_1BYTE_SHIFT) & DA732X_U8_MASK; in da732x_set_dai_pll()
1161 div_lo = (frac_div) & DA732X_U8_MASK; in da732x_set_dai_pll()
A Dda7213.c1441 u64 frac_div; in _da7213_set_component_pll() local
1516 frac_div = (u64)(fout % freq_ref) * 8192ULL; in _da7213_set_component_pll()
1517 do_div(frac_div, freq_ref); in _da7213_set_component_pll()
1518 pll_frac_top = (frac_div >> DA7213_BYTE_SHIFT) & DA7213_BYTE_MASK; in _da7213_set_component_pll()
1519 pll_frac_bot = (frac_div) & DA7213_BYTE_MASK; in _da7213_set_component_pll()
A Dda7219.c1224 u64 frac_div; in da7219_set_pll() local
1275 frac_div = (u64)(fout % freq_ref) * 8192ULL; in da7219_set_pll()
1276 do_div(frac_div, freq_ref); in da7219_set_pll()
1277 pll_frac_top = (frac_div >> DA7219_BYTE_SHIFT) & DA7219_BYTE_MASK; in da7219_set_pll()
1278 pll_frac_bot = (frac_div) & DA7219_BYTE_MASK; in da7219_set_pll()
A Dsgtl5000.c990 unsigned int in, int_div, frac_div; in sgtl5000_set_clock() local
1007 frac_div = t; in sgtl5000_set_clock()
1009 frac_div << SGTL5000_PLL_FRAC_DIV_SHIFT; in sgtl5000_set_clock()
A Dda7218.c1864 u64 frac_div; in da7218_set_dai_pll() local
1915 frac_div = (u64)(fout % freq_ref) * 8192ULL; in da7218_set_dai_pll()
1916 do_div(frac_div, freq_ref); in da7218_set_dai_pll()
1917 pll_frac_top = (frac_div >> DA7218_BYTE_SHIFT) & DA7218_BYTE_MASK; in da7218_set_dai_pll()
1918 pll_frac_bot = (frac_div) & DA7218_BYTE_MASK; in da7218_set_dai_pll()

Completed in 43 milliseconds