/linux-6.3-rc2/drivers/gpu/drm/amd/amdgpu/ |
A D | gfxhub_v2_1.c | 144 (u32)(adev->gmc.gart_start >> 12)); in gfxhub_v2_1_init_gart_aperture_regs() 146 (u32)(adev->gmc.gart_start >> 44)); in gfxhub_v2_1_init_gart_aperture_regs() 149 (u32)(adev->gmc.gart_end >> 12)); in gfxhub_v2_1_init_gart_aperture_regs() 151 (u32)(adev->gmc.gart_end >> 44)); in gfxhub_v2_1_init_gart_aperture_regs() 165 min(adev->gmc.fb_start, adev->gmc.agp_start) >> 18); in gfxhub_v2_1_init_system_aperture_regs() 167 max(adev->gmc.fb_end, adev->gmc.agp_end) >> 18); in gfxhub_v2_1_init_system_aperture_regs() 236 if (adev->gmc.translate_further) { in gfxhub_v2_1_init_cache_regs() 323 !adev->gmc.noretry); in gfxhub_v2_1_setup_vmid_config() 363 adev->gmc.vram_start >> 24); in gfxhub_v2_1_gart_enable() 365 adev->gmc.vram_end >> 24); in gfxhub_v2_1_gart_enable() [all …]
|
A D | amdgpu_gmc.c | 77 r = amdgpu_bo_kmap(adev->gmc.pdb0_bo, &adev->gmc.ptr_pdb0); in amdgpu_gmc_pdb0_alloc() 377 struct amdgpu_gmc *gmc = &adev->gmc; in amdgpu_gmc_filter_faults() local 389 if (gmc->fault_ring[gmc->last_fault].timestamp >= stamp) in amdgpu_gmc_filter_faults() 394 fault = &gmc->fault_ring[gmc->fault_hash[hash].idx]; in amdgpu_gmc_filter_faults() 410 fault = &gmc->fault_ring[gmc->last_fault]; in amdgpu_gmc_filter_faults() 416 gmc->fault_hash[hash].idx = gmc->last_fault++; in amdgpu_gmc_filter_faults() 433 struct amdgpu_gmc *gmc = &adev->gmc; in amdgpu_gmc_filter_faults_remove() local 440 fault = &gmc->fault_ring[gmc->fault_hash[hash].idx]; in amdgpu_gmc_filter_faults_remove() 455 adev->gmc.xgmi.ras_if = &adev->gmc.xgmi.ras->ras_block.ras_comm; in amdgpu_gmc_ras_early_init() 591 struct amdgpu_gmc *gmc = &adev->gmc; in amdgpu_gmc_noretry_set() local [all …]
|
A D | gmc_v9_0.c | 1491 base += adev->gmc.xgmi.physical_node_id * adev->gmc.xgmi.node_segment_size; in gmc_v9_0_vram_gtt_location() 1504 adev->gmc.xgmi.physical_node_id * adev->gmc.xgmi.node_segment_size; in gmc_v9_0_vram_gtt_location() 1521 adev->gmc.mc_vram_size = in gmc_v9_0_mc_init() 1523 adev->gmc.real_vram_size = adev->gmc.mc_vram_size; in gmc_v9_0_mc_init() 1550 adev->gmc.aper_base = in gmc_v9_0_mc_init() 1554 adev->gmc.aper_size = adev->gmc.real_vram_size; in gmc_v9_0_mc_init() 1558 adev->gmc.visible_vram_size = adev->gmc.aper_size; in gmc_v9_0_mc_init() 1728 &adev->gmc.vm_fault); in gmc_v9_0_sw_init() 1740 &adev->gmc.vm_fault); in gmc_v9_0_sw_init() 1812 amdgpu_bo_free_kernel(&adev->gmc.pdb0_bo, NULL, &adev->gmc.ptr_pdb0); in gmc_v9_0_sw_fini() [all …]
|
A D | gmc_v10_0.c | 804 base += adev->gmc.xgmi.physical_node_id * adev->gmc.xgmi.node_segment_size; in gmc_v10_0_vram_gtt_location() 815 adev->gmc.xgmi.physical_node_id * adev->gmc.xgmi.node_segment_size; in gmc_v10_0_vram_gtt_location() 832 adev->gmc.mc_vram_size = in gmc_v10_0_mc_init() 834 adev->gmc.real_vram_size = adev->gmc.mc_vram_size; in gmc_v10_0_mc_init() 847 adev->gmc.aper_size = adev->gmc.real_vram_size; in gmc_v10_0_mc_init() 851 adev->gmc.visible_vram_size = adev->gmc.aper_size; in gmc_v10_0_mc_init() 909 adev->gmc.vram_width = 64; in gmc_v10_0_sw_init() 936 adev->gmc.mall_size = 0; in gmc_v10_0_sw_init() 969 &adev->gmc.vm_fault); in gmc_v10_0_sw_init() 976 &adev->gmc.vm_fault); in gmc_v10_0_sw_init() [all …]
|
A D | gmc_v11_0.c | 152 adev->gmc.vm_fault.num_types = 1; in gmc_v11_0_set_irq_funcs() 495 adev->gmc.vram_start; in gmc_v11_0_get_vm_pde() 699 adev->gmc.mc_vram_size = in gmc_v11_0_mc_init() 701 adev->gmc.real_vram_size = adev->gmc.mc_vram_size; in gmc_v11_0_mc_init() 714 adev->gmc.aper_size = adev->gmc.real_vram_size; in gmc_v11_0_mc_init() 718 adev->gmc.visible_vram_size = adev->gmc.aper_size; in gmc_v11_0_mc_init() 719 if (adev->gmc.visible_vram_size > adev->gmc.real_vram_size) in gmc_v11_0_mc_init() 720 adev->gmc.visible_vram_size = adev->gmc.real_vram_size; in gmc_v11_0_mc_init() 791 &adev->gmc.vm_fault); in gmc_v11_0_sw_init() 798 &adev->gmc.vm_fault); in gmc_v11_0_sw_init() [all …]
|
A D | gmc_v7_0.c | 183 if (!adev->gmc.fw) in gmc_v7_0_mc_load_microcode() 287 adev->gmc.vram_end >> 12); in gmc_v7_0_mc_program() 321 if (!adev->gmc.vram_width) { in gmc_v7_0_mc_init() 379 adev->gmc.real_vram_size > adev->gmc.aper_size && in gmc_v7_0_mc_init() 382 adev->gmc.aper_size = adev->gmc.real_vram_size; in gmc_v7_0_mc_init() 386 adev->gmc.visible_vram_size = adev->gmc.aper_size; in gmc_v7_0_mc_init() 549 adev->gmc.prt_warning = true; in gmc_v7_0_set_prt() 938 adev->gmc.shared_aperture_end = in gmc_v7_0_early_init() 942 adev->gmc.private_aperture_end = in gmc_v7_0_early_init() 1059 if (!adev->gmc.vm_fault_info) in gmc_v7_0_sw_init() [all …]
|
A D | gfxhub_v1_0.c | 58 if (adev->gmc.pdb0_bo) in gfxhub_v1_0_init_gart_aperture_regs() 68 if (adev->gmc.pdb0_bo) { in gfxhub_v1_0_init_gart_aperture_regs() 70 (u32)(adev->gmc.fb_start >> 12)); in gfxhub_v1_0_init_gart_aperture_regs() 72 (u32)(adev->gmc.fb_start >> 44)); in gfxhub_v1_0_init_gart_aperture_regs() 75 (u32)(adev->gmc.gart_end >> 12)); in gfxhub_v1_0_init_gart_aperture_regs() 103 min(adev->gmc.fb_start, adev->gmc.agp_start) >> 18); in gfxhub_v1_0_init_system_aperture_regs() 116 adev->gmc.agp_end >> 18)); in gfxhub_v1_0_init_system_aperture_regs() 120 max(adev->gmc.fb_end, adev->gmc.agp_end) >> 18); in gfxhub_v1_0_init_system_aperture_regs() 142 if (adev->gmc.pdb0_bo) { in gfxhub_v1_0_init_system_aperture_regs() 257 if (adev->gmc.translate_further) in gfxhub_v1_0_setup_vmid_config() [all …]
|
A D | gmc_v8_0.c | 299 if (!adev->gmc.fw) in gmc_v8_0_tonga_mc_load_microcode() 368 if (!adev->gmc.fw) in gmc_v8_0_polaris_mc_load_microcode() 515 if (!adev->gmc.vram_width) { in gmc_v8_0_mc_init() 567 adev->gmc.real_vram_size = adev->gmc.mc_vram_size; in gmc_v8_0_mc_init() 580 adev->gmc.aper_size = adev->gmc.real_vram_size; in gmc_v8_0_mc_init() 584 adev->gmc.visible_vram_size = adev->gmc.aper_size; in gmc_v8_0_mc_init() 772 adev->gmc.prt_warning = true; in gmc_v8_0_set_prt() 1052 adev->gmc.shared_aperture_end = in gmc_v8_0_early_init() 1181 if (!adev->gmc.vm_fault_info) in gmc_v8_0_sw_init() 1194 kfree(adev->gmc.vm_fault_info); in gmc_v8_0_sw_fini() [all …]
|
A D | gmc_v6_0.c | 139 amdgpu_ucode_release(&adev->gmc.fw); in gmc_v6_0_init_microcode() 152 if (!adev->gmc.fw) in gmc_v6_0_mc_load_microcode() 250 adev->gmc.vram_start >> 12); in gmc_v6_0_mc_program() 252 adev->gmc.vram_end >> 12); in gmc_v6_0_mc_program() 322 adev->gmc.visible_vram_size = adev->gmc.aper_size; in gmc_v6_0_mc_init() 329 adev->gmc.gart_size = 256ULL << 20; in gmc_v6_0_mc_init() 335 adev->gmc.gart_size = 1024ULL << 20; in gmc_v6_0_mc_init() 419 adev->gmc.prt_warning = true; in gmc_v6_0_set_prt() 831 adev->gmc.mc_mask = 0xffffffffffULL; in gmc_v6_0_sw_init() 890 amdgpu_ucode_release(&adev->gmc.fw); in gmc_v6_0_sw_fini() [all …]
|
A D | amdgpu_xgmi.c | 439 if (!adev->gmc.xgmi.hive_id) in amdgpu_get_xgmi_hive() 604 adev->gmc.xgmi.node_id, in amdgpu_xgmi_update_topology() 605 adev->gmc.xgmi.hive_id, ret); in amdgpu_xgmi_update_topology() 677 if (!adev->gmc.xgmi.supported) in amdgpu_xgmi_add_device() 703 adev->gmc.xgmi.hive_id = 16; in amdgpu_xgmi_add_device() 704 adev->gmc.xgmi.node_id = adev->gmc.xgmi.physical_node_id + 16; in amdgpu_xgmi_add_device() 712 adev->gmc.xgmi.node_id, adev->gmc.xgmi.hive_id); in amdgpu_xgmi_add_device() 734 adev->gmc.xgmi.node_id; in amdgpu_xgmi_add_device() 794 adev->gmc.xgmi.physical_node_id, adev->gmc.xgmi.hive_id); in amdgpu_xgmi_add_device() 798 adev->gmc.xgmi.physical_node_id, adev->gmc.xgmi.hive_id, in amdgpu_xgmi_add_device() [all …]
|
A D | gfxhub_v1_1.c | 88 if (max_region || adev->gmc.xgmi.connected_to_cpu) { in gfxhub_v1_1_get_xgmi_info() 89 adev->gmc.xgmi.num_physical_nodes = max_region + 1; in gfxhub_v1_1_get_xgmi_info() 91 if (adev->gmc.xgmi.num_physical_nodes > max_num_physical_nodes) in gfxhub_v1_1_get_xgmi_info() 95 adev->gmc.xgmi.physical_node_id = in gfxhub_v1_1_get_xgmi_info() 99 adev->gmc.xgmi.physical_node_id = in gfxhub_v1_1_get_xgmi_info() 104 if (adev->gmc.xgmi.physical_node_id > max_physical_node_id) in gfxhub_v1_1_get_xgmi_info() 107 adev->gmc.xgmi.node_segment_size = seg_size; in gfxhub_v1_1_get_xgmi_info()
|
A D | amdgpu_gmc.h | 295 #define amdgpu_gmc_flush_gpu_tlb(adev, vmid, vmhub, type) ((adev)->gmc.gmc_funcs->flush_gpu_tlb((ad… 297 ((adev)->gmc.gmc_funcs->flush_gpu_tlb_pasid \ 299 #define amdgpu_gmc_emit_flush_gpu_tlb(r, vmid, addr) (r)->adev->gmc.gmc_funcs->emit_flush_gpu_tlb((… 300 #define amdgpu_gmc_emit_pasid_mapping(r, vmid, pasid) (r)->adev->gmc.gmc_funcs->emit_pasid_mapping(… 301 #define amdgpu_gmc_map_mtype(adev, flags) (adev)->gmc.gmc_funcs->map_mtype((adev),(flags)) 302 #define amdgpu_gmc_get_vm_pde(adev, level, dst, flags) (adev)->gmc.gmc_funcs->get_vm_pde((adev), (l… 303 #define amdgpu_gmc_get_vm_pte(adev, mapping, flags) (adev)->gmc.gmc_funcs->get_vm_pte((adev), (mapp… 304 #define amdgpu_gmc_get_vbios_fb_size(adev) (adev)->gmc.gmc_funcs->get_vbios_fb_size((adev)) 314 static inline bool amdgpu_gmc_vram_full_visible(struct amdgpu_gmc *gmc) in amdgpu_gmc_vram_full_visible() argument 316 WARN_ON(gmc->real_vram_size < gmc->visible_vram_size); in amdgpu_gmc_vram_full_visible() [all …]
|
A D | mmhub_v1_0.c | 48 adev->gmc.fb_start = base; in mmhub_v1_0_get_fb_location() 49 adev->gmc.fb_end = top; in mmhub_v1_0_get_fb_location() 80 (u32)(adev->gmc.gart_end >> 12)); in mmhub_v1_0_init_gart_aperture_regs() 97 min(adev->gmc.fb_start, adev->gmc.agp_start) >> 18); in mmhub_v1_0_init_system_aperture_regs() 108 adev->gmc.agp_end >> 18)); in mmhub_v1_0_init_system_aperture_regs() 111 max(adev->gmc.fb_end, adev->gmc.agp_end) >> 18); in mmhub_v1_0_init_system_aperture_regs() 180 if (adev->gmc.translate_further) { in mmhub_v1_0_init_cache_regs() 239 if (adev->gmc.translate_further) in mmhub_v1_0_setup_vmid_config() 270 !adev->gmc.noretry); in mmhub_v1_0_setup_vmid_config() 320 adev->gmc.vram_start >> 24); in mmhub_v1_0_gart_enable() [all …]
|
A D | gfxhub_v3_0.c | 140 (u32)(adev->gmc.gart_start >> 12)); in gfxhub_v3_0_init_gart_aperture_regs() 142 (u32)(adev->gmc.gart_start >> 44)); in gfxhub_v3_0_init_gart_aperture_regs() 145 (u32)(adev->gmc.gart_end >> 12)); in gfxhub_v3_0_init_gart_aperture_regs() 147 (u32)(adev->gmc.gart_end >> 44)); in gfxhub_v3_0_init_gart_aperture_regs() 157 WREG32_SOC15(GC, 0, regGCMC_VM_AGP_TOP, adev->gmc.agp_end >> 24); in gfxhub_v3_0_init_system_aperture_regs() 162 min(adev->gmc.fb_start, adev->gmc.agp_start) >> 18); in gfxhub_v3_0_init_system_aperture_regs() 164 max(adev->gmc.fb_end, adev->gmc.agp_end) >> 18); in gfxhub_v3_0_init_system_aperture_regs() 167 value = adev->mem_scratch.gpu_addr - adev->gmc.vram_start in gfxhub_v3_0_init_system_aperture_regs() 235 if (adev->gmc.translate_further) { in gfxhub_v3_0_init_cache_regs() 362 adev->gmc.vram_start >> 24); in gfxhub_v3_0_gart_enable() [all …]
|
A D | gfxhub_v2_0.c | 141 (u32)(adev->gmc.gart_start >> 12)); in gfxhub_v2_0_init_gart_aperture_regs() 143 (u32)(adev->gmc.gart_start >> 44)); in gfxhub_v2_0_init_gart_aperture_regs() 146 (u32)(adev->gmc.gart_end >> 12)); in gfxhub_v2_0_init_gart_aperture_regs() 148 (u32)(adev->gmc.gart_end >> 44)); in gfxhub_v2_0_init_gart_aperture_regs() 158 WREG32_SOC15(GC, 0, mmGCMC_VM_AGP_BOT, adev->gmc.agp_start >> 24); in gfxhub_v2_0_init_system_aperture_regs() 159 WREG32_SOC15(GC, 0, mmGCMC_VM_AGP_TOP, adev->gmc.agp_end >> 24); in gfxhub_v2_0_init_system_aperture_regs() 163 min(adev->gmc.fb_start, adev->gmc.agp_start) >> 18); in gfxhub_v2_0_init_system_aperture_regs() 165 max(adev->gmc.fb_end, adev->gmc.agp_end) >> 18); in gfxhub_v2_0_init_system_aperture_regs() 233 if (adev->gmc.translate_further) { in gfxhub_v2_0_init_cache_regs() 314 !adev->gmc.noretry); in gfxhub_v2_0_setup_vmid_config()
|
A D | gfxhub_v3_0_3.c | 143 (u32)(adev->gmc.gart_start >> 12)); in gfxhub_v3_0_3_init_gart_aperture_regs() 145 (u32)(adev->gmc.gart_start >> 44)); in gfxhub_v3_0_3_init_gart_aperture_regs() 148 (u32)(adev->gmc.gart_end >> 12)); in gfxhub_v3_0_3_init_gart_aperture_regs() 150 (u32)(adev->gmc.gart_end >> 44)); in gfxhub_v3_0_3_init_gart_aperture_regs() 162 WREG32_SOC15(GC, 0, regGCMC_VM_AGP_BOT, adev->gmc.agp_start >> 24); in gfxhub_v3_0_3_init_system_aperture_regs() 163 WREG32_SOC15(GC, 0, regGCMC_VM_AGP_TOP, adev->gmc.agp_end >> 24); in gfxhub_v3_0_3_init_system_aperture_regs() 167 min(adev->gmc.fb_start, adev->gmc.agp_start) >> 18); in gfxhub_v3_0_3_init_system_aperture_regs() 169 max(adev->gmc.fb_end, adev->gmc.agp_end) >> 18); in gfxhub_v3_0_3_init_system_aperture_regs() 172 value = adev->mem_scratch.gpu_addr - adev->gmc.vram_start in gfxhub_v3_0_3_init_system_aperture_regs() 240 if (adev->gmc.translate_further) { in gfxhub_v3_0_3_init_cache_regs()
|
A D | mmhub_v2_3.c | 140 (u32)(adev->gmc.gart_start >> 12)); in mmhub_v2_3_init_gart_aperture_regs() 142 (u32)(adev->gmc.gart_start >> 44)); in mmhub_v2_3_init_gart_aperture_regs() 145 (u32)(adev->gmc.gart_end >> 12)); in mmhub_v2_3_init_gart_aperture_regs() 147 (u32)(adev->gmc.gart_end >> 44)); in mmhub_v2_3_init_gart_aperture_regs() 158 WREG32_SOC15(MMHUB, 0, mmMMMC_VM_AGP_TOP, adev->gmc.agp_end >> 24); in mmhub_v2_3_init_system_aperture_regs() 162 min(adev->gmc.fb_start, adev->gmc.agp_start) >> 18); in mmhub_v2_3_init_system_aperture_regs() 164 max(adev->gmc.fb_end, adev->gmc.agp_end) >> 18); in mmhub_v2_3_init_system_aperture_regs() 228 if (adev->gmc.translate_further) { in mmhub_v2_3_init_cache_regs() 313 !adev->gmc.noretry); in mmhub_v2_3_setup_vmid_config() 355 adev->gmc.vram_start >> 24); in mmhub_v2_3_gart_enable() [all …]
|
A D | mmhub_v3_0_2.c | 150 (u32)(adev->gmc.gart_start >> 12)); in mmhub_v3_0_2_init_gart_aperture_regs() 152 (u32)(adev->gmc.gart_start >> 44)); in mmhub_v3_0_2_init_gart_aperture_regs() 155 (u32)(adev->gmc.gart_end >> 12)); in mmhub_v3_0_2_init_gart_aperture_regs() 157 (u32)(adev->gmc.gart_end >> 44)); in mmhub_v3_0_2_init_gart_aperture_regs() 167 WREG32_SOC15(MMHUB, 0, regMMMC_VM_AGP_BOT, adev->gmc.agp_start >> 24); in mmhub_v3_0_2_init_system_aperture_regs() 168 WREG32_SOC15(MMHUB, 0, regMMMC_VM_AGP_TOP, adev->gmc.agp_end >> 24); in mmhub_v3_0_2_init_system_aperture_regs() 178 min(adev->gmc.fb_start, adev->gmc.agp_start) >> 18); in mmhub_v3_0_2_init_system_aperture_regs() 180 max(adev->gmc.fb_end, adev->gmc.agp_end) >> 18); in mmhub_v3_0_2_init_system_aperture_regs() 184 value = adev->mem_scratch.gpu_addr - adev->gmc.vram_start + in mmhub_v3_0_2_init_system_aperture_regs() 253 if (adev->gmc.translate_further) { in mmhub_v3_0_2_init_cache_regs()
|
A D | amdgpu_object.c | 142 else if (adev->gmc.real_vram_size != adev->gmc.visible_vram_size) in amdgpu_bo_placement_from_domain() 601 if (!amdgpu_gmc_vram_full_visible(&adev->gmc) && in amdgpu_bo_create() 1047 if (!adev->gmc.xgmi.connected_to_cpu) { in amdgpu_bo_init() 1050 adev->gmc.aper_size); in amdgpu_bo_init() 1058 adev->gmc.vram_mtrr = arch_phys_wc_add(adev->gmc.aper_base, in amdgpu_bo_init() 1059 adev->gmc.aper_size); in amdgpu_bo_init() 1063 adev->gmc.mc_vram_size >> 20, in amdgpu_bo_init() 1066 adev->gmc.vram_width, amdgpu_vram_names[adev->gmc.vram_type]); in amdgpu_bo_init() 1084 if (!adev->gmc.xgmi.connected_to_cpu) { in amdgpu_bo_fini() 1085 arch_phys_wc_del(adev->gmc.vram_mtrr); in amdgpu_bo_fini() [all …]
|
A D | mmhub_v3_0_1.c | 159 (u32)(adev->gmc.gart_start >> 12)); in mmhub_v3_0_1_init_gart_aperture_regs() 161 (u32)(adev->gmc.gart_start >> 44)); in mmhub_v3_0_1_init_gart_aperture_regs() 164 (u32)(adev->gmc.gart_end >> 12)); in mmhub_v3_0_1_init_gart_aperture_regs() 166 (u32)(adev->gmc.gart_end >> 44)); in mmhub_v3_0_1_init_gart_aperture_regs() 176 WREG32_SOC15(MMHUB, 0, regMMMC_VM_AGP_BOT, adev->gmc.agp_start >> 24); in mmhub_v3_0_1_init_system_aperture_regs() 177 WREG32_SOC15(MMHUB, 0, regMMMC_VM_AGP_TOP, adev->gmc.agp_end >> 24); in mmhub_v3_0_1_init_system_aperture_regs() 186 min(adev->gmc.fb_start, adev->gmc.agp_start) >> 18); in mmhub_v3_0_1_init_system_aperture_regs() 188 max(adev->gmc.fb_end, adev->gmc.agp_end) >> 18); in mmhub_v3_0_1_init_system_aperture_regs() 191 value = adev->mem_scratch.gpu_addr - adev->gmc.vram_start + in mmhub_v3_0_1_init_system_aperture_regs() 254 if (adev->gmc.translate_further) { in mmhub_v3_0_1_init_cache_regs()
|
A D | mmhub_v1_7.c | 48 adev->gmc.fb_start = base; in mmhub_v1_7_get_fb_location() 49 adev->gmc.fb_end = top; in mmhub_v1_7_get_fb_location() 70 if (adev->gmc.pdb0_bo) in mmhub_v1_7_init_gart_aperture_regs() 80 if (adev->gmc.pdb0_bo) { in mmhub_v1_7_init_gart_aperture_regs() 82 (u32)(adev->gmc.fb_start >> 12)); in mmhub_v1_7_init_gart_aperture_regs() 84 (u32)(adev->gmc.fb_start >> 44)); in mmhub_v1_7_init_gart_aperture_regs() 119 min(adev->gmc.fb_start, adev->gmc.agp_start) >> 18); in mmhub_v1_7_init_system_aperture_regs() 122 max(adev->gmc.fb_end, adev->gmc.agp_end) >> 18); in mmhub_v1_7_init_system_aperture_regs() 127 if (adev->gmc.pdb0_bo) { in mmhub_v1_7_init_system_aperture_regs() 200 if (adev->gmc.translate_further) { in mmhub_v1_7_init_cache_regs() [all …]
|
A D | amdgpu_xgmi.h | 73 adev->gmc.xgmi.hive_id && in amdgpu_xgmi_same_hive() 74 adev->gmc.xgmi.hive_id == bo_adev->gmc.xgmi.hive_id); in amdgpu_xgmi_same_hive()
|
A D | mmhub_v2_0.c | 208 (u32)(adev->gmc.gart_start >> 12)); in mmhub_v2_0_init_gart_aperture_regs() 210 (u32)(adev->gmc.gart_start >> 44)); in mmhub_v2_0_init_gart_aperture_regs() 213 (u32)(adev->gmc.gart_end >> 12)); in mmhub_v2_0_init_gart_aperture_regs() 215 (u32)(adev->gmc.gart_end >> 44)); in mmhub_v2_0_init_gart_aperture_regs() 226 WREG32_SOC15_RLC(MMHUB, 0, mmMMMC_VM_AGP_BOT, adev->gmc.agp_start >> 24); in mmhub_v2_0_init_system_aperture_regs() 227 WREG32_SOC15_RLC(MMHUB, 0, mmMMMC_VM_AGP_TOP, adev->gmc.agp_end >> 24); in mmhub_v2_0_init_system_aperture_regs() 231 min(adev->gmc.fb_start, adev->gmc.agp_start) >> 18); in mmhub_v2_0_init_system_aperture_regs() 233 max(adev->gmc.fb_end, adev->gmc.agp_end) >> 18); in mmhub_v2_0_init_system_aperture_regs() 304 if (adev->gmc.translate_further) { in mmhub_v2_0_init_cache_regs() 395 !adev->gmc.noretry); in mmhub_v2_0_setup_vmid_config()
|
A D | mmhub_v3_0.c | 157 (u32)(adev->gmc.gart_start >> 12)); in mmhub_v3_0_init_gart_aperture_regs() 159 (u32)(adev->gmc.gart_start >> 44)); in mmhub_v3_0_init_gart_aperture_regs() 162 (u32)(adev->gmc.gart_end >> 12)); in mmhub_v3_0_init_gart_aperture_regs() 164 (u32)(adev->gmc.gart_end >> 44)); in mmhub_v3_0_init_gart_aperture_regs() 182 WREG32_SOC15(MMHUB, 0, regMMMC_VM_AGP_BOT, adev->gmc.agp_start >> 24); in mmhub_v3_0_init_system_aperture_regs() 183 WREG32_SOC15(MMHUB, 0, regMMMC_VM_AGP_TOP, adev->gmc.agp_end >> 24); in mmhub_v3_0_init_system_aperture_regs() 187 min(adev->gmc.fb_start, adev->gmc.agp_start) >> 18); in mmhub_v3_0_init_system_aperture_regs() 189 max(adev->gmc.fb_end, adev->gmc.agp_end) >> 18); in mmhub_v3_0_init_system_aperture_regs() 192 value = adev->mem_scratch.gpu_addr - adev->gmc.vram_start + in mmhub_v3_0_init_system_aperture_regs() 261 if (adev->gmc.translate_further) { in mmhub_v3_0_init_cache_regs()
|
A D | amdgpu_amdkfd.c | 200 amdgpu_amdkfd_total_mem_size += adev->gmc.real_vram_size; in amdgpu_amdkfd_device_init() 211 amdgpu_amdkfd_total_mem_size -= adev->gmc.real_vram_size; in amdgpu_amdkfd_device_fini_sw() 434 mem_info->local_mem_size_public = adev->gmc.visible_vram_size; in amdgpu_amdkfd_get_local_mem_info() 435 mem_info->local_mem_size_private = adev->gmc.real_vram_size - in amdgpu_amdkfd_get_local_mem_info() 436 adev->gmc.visible_vram_size; in amdgpu_amdkfd_get_local_mem_info() 438 mem_info->vram_width = adev->gmc.vram_width; in amdgpu_amdkfd_get_local_mem_info() 441 &adev->gmc.aper_base, in amdgpu_amdkfd_get_local_mem_info() 559 adev->gmc.xgmi.physical_node_id, in amdgpu_amdkfd_get_xgmi_hops_count() 560 peer_adev->gmc.xgmi.physical_node_id, ret); in amdgpu_amdkfd_get_xgmi_hops_count() 583 adev->gmc.xgmi.physical_node_id, in amdgpu_amdkfd_get_xgmi_bandwidth_mbytes() [all …]
|