Home
last modified time | relevance | path

Searched refs:inbox1 (Results 1 – 8 of 8) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/amd/display/dmub/src/
A Ddmub_dcn20.c274 const struct dmub_region *inbox1) in dmub_dcn20_setup_mailbox() argument
278 REG_WRITE(DMCUB_INBOX1_BASE_ADDRESS, inbox1->base); in dmub_dcn20_setup_mailbox()
282 REG_WRITE(DMCUB_INBOX1_SIZE, inbox1->top - inbox1->base); in dmub_dcn20_setup_mailbox()
A Ddmub_dcn31.c239 const struct dmub_region *inbox1) in dmub_dcn31_setup_mailbox() argument
241 REG_WRITE(DMCUB_INBOX1_BASE_ADDRESS, inbox1->base); in dmub_dcn31_setup_mailbox()
242 REG_WRITE(DMCUB_INBOX1_SIZE, inbox1->top - inbox1->base); in dmub_dcn31_setup_mailbox()
A Ddmub_dcn32.c262 const struct dmub_region *inbox1) in dmub_dcn32_setup_mailbox() argument
264 REG_WRITE(DMCUB_INBOX1_BASE_ADDRESS, inbox1->base); in dmub_dcn32_setup_mailbox()
265 REG_WRITE(DMCUB_INBOX1_SIZE, inbox1->top - inbox1->base); in dmub_dcn32_setup_mailbox()
A Ddmub_srv.c517 struct dmub_region inbox1, outbox1, outbox0; in dmub_srv_hw_init() local
582 inbox1.base = cw4.region.base; in dmub_srv_hw_init()
583 inbox1.top = cw4.region.base + DMUB_RB_SIZE; in dmub_srv_hw_init()
584 outbox1.base = inbox1.top; in dmub_srv_hw_init()
609 dmub->hw_funcs.setup_mailbox(dmub, &inbox1); in dmub_srv_hw_init()
A Ddmub_dcn20.h203 const struct dmub_region *inbox1);
A Ddmub_dcn31.h205 const struct dmub_region *inbox1);
A Ddmub_dcn32.h207 const struct dmub_region *inbox1);
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dmub/
A Ddmub_srv.h339 const struct dmub_region *inbox1);

Completed in 12 milliseconds