Home
last modified time | relevance | path

Searched refs:rFPGA0_XCD_RFInterfaceSW (Results 1 – 7 of 7) sorted by relevance

/linux-6.3-rc2/drivers/staging/rtl8192u/
A Dr819xU_phyreg.h29 #define rFPGA0_XCD_RFInterfaceSW 0x874 macro
A Dr819xU_phy.c553 priv->PHYRegDef[RF90_PATH_C].rfintfs = rFPGA0_XCD_RFInterfaceSW; in rtl8192_InitBBRFRegDef()
555 priv->PHYRegDef[RF90_PATH_D].rfintfs = rFPGA0_XCD_RFInterfaceSW; in rtl8192_InitBBRFRegDef()
/linux-6.3-rc2/drivers/staging/rtl8192e/rtl8192e/
A Dr8192E_phyreg.h72 #define rFPGA0_XCD_RFInterfaceSW 0x874 macro
A Dr8192E_phy.c366 priv->phy_reg_def[RF90_PATH_C].rfintfs = rFPGA0_XCD_RFInterfaceSW; in _rtl92e_init_bb_rf_reg_def()
367 priv->phy_reg_def[RF90_PATH_D].rfintfs = rFPGA0_XCD_RFInterfaceSW; in _rtl92e_init_bb_rf_reg_def()
/linux-6.3-rc2/drivers/staging/rtl8712/
A Drtl871x_mp_phy_regdef.h116 #define rFPGA0_XCD_RFInterfaceSW 0x874 macro
/linux-6.3-rc2/drivers/staging/rtl8723bs/include/
A DHal8192CPhyReg.h128 #define rFPGA0_XCD_RFInterfaceSW 0x874 macro
/linux-6.3-rc2/drivers/staging/rtl8723bs/hal/
A DHalPhyRf_8723B.c1358 rFPGA0_XCD_RFInterfaceSW, in phy_IQCalibrate_8723B()
1397 PHY_SetBBReg(pDM_Odm->Adapter, rFPGA0_XCD_RFInterfaceSW, bMaskDWord, 0x22204000); in phy_IQCalibrate_8723B()

Completed in 28 milliseconds