Home
last modified time | relevance | path

Searched refs:reg_cfg (Results 1 – 18 of 18) sorted by relevance

/linux-6.3-rc2/drivers/clk/mediatek/
A Dclk-fhctl.c53 writel((readl(regs->reg_cfg) & ~(data->frddsx_en)), regs->reg_cfg); in fhctl_set_ssc_regs()
54 writel((readl(regs->reg_cfg) & ~(data->sfstrx_en)), regs->reg_cfg); in fhctl_set_ssc_regs()
55 writel((readl(regs->reg_cfg) & ~(data->fhctlx_en)), regs->reg_cfg); in fhctl_set_ssc_regs()
59 r = readl(regs->reg_cfg); in fhctl_set_ssc_regs()
62 writel(r, regs->reg_cfg); in fhctl_set_ssc_regs()
64 r = readl(regs->reg_cfg); in fhctl_set_ssc_regs()
67 writel(r, regs->reg_cfg); in fhctl_set_ssc_regs()
81 writel(readl(regs->reg_cfg) | data->frddsx_en, regs->reg_cfg); in fhctl_set_ssc_regs()
83 writel(readl(regs->reg_cfg) | data->fhctlx_en, regs->reg_cfg); in fhctl_set_ssc_regs()
111 writel(readl(regs->reg_cfg) | data->sfstrx_en, regs->reg_cfg); in hopping_hw_flow()
[all …]
A Dclk-pllfh.h49 void __iomem *reg_cfg; member
A Dclk-pllfh.c122 regs->reg_cfg = fhx_base + offset->offset_cfg; in pllfh_init()
/linux-6.3-rc2/drivers/dma/
A Dste_dma40_ll.c136 u32 reg_cfg, in d40_phy_fill_lli() argument
171 lli->reg_cfg = reg_cfg; in d40_phy_fill_lli()
181 lli->reg_cfg |= BIT(D40_SREG_CFG_TIM_POS); in d40_phy_fill_lli()
183 lli->reg_cfg &= ~BIT(D40_SREG_CFG_TIM_POS); in d40_phy_fill_lli()
213 dma_addr_t lli_phys, dma_addr_t first_phys, u32 reg_cfg, in d40_phy_buf_to_lli() argument
249 reg_cfg, info, flags); in d40_phy_buf_to_lli()
270 u32 reg_cfg, in d40_phy_sg_to_lli() argument
298 reg_cfg, info, otherinfo, flags); in d40_phy_sg_to_lli()
363 u32 reg_cfg, in d40_log_fill_lli() argument
369 lli->lcsp13 = reg_cfg; in d40_log_fill_lli()
A Dste_dma40_ll.h345 u32 reg_cfg; member
446 u32 reg_cfg,
A Dste_dma40.c812 writel(lli_src->reg_cfg, base + D40_CHAN_REG_SSCFG); in d40_phy_lli_load()
817 writel(lli_dst->reg_cfg, base + D40_CHAN_REG_SDCFG); in d40_phy_lli_load()
/linux-6.3-rc2/drivers/gpu/drm/bridge/
A Dlontium-lt9611.c94 const struct reg_sequence reg_cfg[] = { in lt9611_mipi_input_analog() local
106 return regmap_multi_reg_write(lt9611->regmap, reg_cfg, ARRAY_SIZE(reg_cfg)); in lt9611_mipi_input_analog()
112 struct reg_sequence reg_cfg[] = { in lt9611_mipi_input_digital() local
122 reg_cfg[1].def = 0x03; in lt9611_mipi_input_digital()
124 return regmap_multi_reg_write(lt9611->regmap, reg_cfg, ARRAY_SIZE(reg_cfg)); in lt9611_mipi_input_digital()
202 regmap_multi_reg_write(lt9611->regmap, reg_cfg, ARRAY_SIZE(reg_cfg)); in lt9611_pcr_setup()
239 regmap_multi_reg_write(lt9611->regmap, reg_cfg, ARRAY_SIZE(reg_cfg)); in lt9611_pll_setup()
389 struct reg_sequence reg_cfg[] = { in lt9611_hdmi_tx_phy() local
408 reg_cfg[2].def = 0x73; in lt9611_hdmi_tx_phy()
410 regmap_multi_reg_write(lt9611->regmap, reg_cfg, ARRAY_SIZE(reg_cfg)); in lt9611_hdmi_tx_phy()
[all …]
/linux-6.3-rc2/drivers/regulator/
A Drt5759-regulator.c214 struct regulator_config reg_cfg; in rt5759_regulator_register() local
246 memset(&reg_cfg, 0, sizeof(reg_cfg)); in rt5759_regulator_register()
247 reg_cfg.dev = priv->dev; in rt5759_regulator_register()
248 reg_cfg.of_node = np; in rt5759_regulator_register()
249 reg_cfg.init_data = of_get_regulator_init_data(priv->dev, np, reg_desc); in rt5759_regulator_register()
250 reg_cfg.regmap = priv->regmap; in rt5759_regulator_register()
252 rdev = devm_regulator_register(priv->dev, reg_desc, &reg_cfg); in rt5759_regulator_register()
A Drtq6752-regulator.c222 struct regulator_config reg_cfg = {}; in rtq6752_probe() local
255 reg_cfg.dev = &i2c->dev; in rtq6752_probe()
256 reg_cfg.regmap = priv->regmap; in rtq6752_probe()
257 reg_cfg.driver_data = priv; in rtq6752_probe()
262 &reg_cfg); in rtq6752_probe()
/linux-6.3-rc2/drivers/ata/
A Dpata_octeon_cf.c86 union cvmx_mio_boot_reg_cfgx reg_cfg; in octeon_cf_set_boot_reg_cfg() local
104 reg_cfg.u64 = cvmx_read_csr(CVMX_MIO_BOOT_REG_CFGX(cs)); in octeon_cf_set_boot_reg_cfg()
105 reg_cfg.s.dmack = 0; /* Don't assert DMACK on access */ in octeon_cf_set_boot_reg_cfg()
106 reg_cfg.s.tim_mult = tim_mult; /* Timing mutiplier */ in octeon_cf_set_boot_reg_cfg()
107 reg_cfg.s.rd_dly = 0; /* Sample on falling edge of BOOT_OE */ in octeon_cf_set_boot_reg_cfg()
109 reg_cfg.s.we_ext = 0; /* No write enable extension */ in octeon_cf_set_boot_reg_cfg()
110 reg_cfg.s.oe_ext = 0; /* No read enable extension */ in octeon_cf_set_boot_reg_cfg()
111 reg_cfg.s.en = 1; /* Enable this region */ in octeon_cf_set_boot_reg_cfg()
112 reg_cfg.s.orbit = 0; /* Don't combine with previous region */ in octeon_cf_set_boot_reg_cfg()
113 reg_cfg.s.ale = 0; /* Don't do address multiplexing */ in octeon_cf_set_boot_reg_cfg()
[all …]
/linux-6.3-rc2/include/linux/soc/ti/
A Domap1-mux.h306 extern int omap_cfg_reg(unsigned long reg_cfg);
308 static inline int omap_cfg_reg(unsigned long reg_cfg) { return 0; } in omap_cfg_reg() argument
/linux-6.3-rc2/drivers/iommu/
A Dsprd-iommu.c220 unsigned int reg_cfg; in sprd_iommu_hw_en() local
224 reg_cfg = SPRD_EX_CFG; in sprd_iommu_hw_en()
226 reg_cfg = SPRD_VAU_CFG; in sprd_iommu_hw_en()
230 sprd_iommu_update_bits(sdev, reg_cfg, mask, 0, val); in sprd_iommu_hw_en()
/linux-6.3-rc2/drivers/clk/sprd/
A Dpll.h13 struct reg_cfg { struct
A Dpll.c151 struct reg_cfg *cfg; in _sprd_pll_set_rate()
/linux-6.3-rc2/arch/arm/mach-davinci/
A Dmux.h656 extern int davinci_cfg_reg(unsigned long reg_cfg);
660 static inline int davinci_cfg_reg(unsigned long reg_cfg) { return 0; } in davinci_cfg_reg() argument
/linux-6.3-rc2/drivers/net/wireless/marvell/mwifiex/
A Dsta_cmdresp.c1129 struct host_cmd_ds_chan_region_cfg *reg = &resp->params.reg_cfg; in mwifiex_ret_chan_region_cfg()
A Dfw.h2375 struct host_cmd_ds_chan_region_cfg reg_cfg; member
A Dsta_cmd.c1606 struct host_cmd_ds_chan_region_cfg *reg = &cmd->params.reg_cfg; in mwifiex_cmd_chan_region_cfg()

Completed in 78 milliseconds