Home
last modified time | relevance | path

Searched refs:smu_wm_set (Results 1 – 10 of 10) sorted by relevance

/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/
A Ddcn316_clk_mgr.c414 struct dcn316_watermarks *table = clk_mgr_dcn316->smu_wm_set.wm_set; in dcn316_notify_wm_ranges()
419 if (!table || clk_mgr_dcn316->smu_wm_set.mc_address.quad_part == 0) in dcn316_notify_wm_ranges()
427 clk_mgr_dcn316->smu_wm_set.mc_address.high_part); in dcn316_notify_wm_ranges()
429 clk_mgr_dcn316->smu_wm_set.mc_address.low_part); in dcn316_notify_wm_ranges()
639 &clk_mgr->smu_wm_set.mc_address.quad_part); in dcn316_clk_mgr_construct()
641 if (!clk_mgr->smu_wm_set.wm_set) { in dcn316_clk_mgr_construct()
642 clk_mgr->smu_wm_set.wm_set = &dummy_wms; in dcn316_clk_mgr_construct()
643 clk_mgr->smu_wm_set.mc_address.quad_part = 0; in dcn316_clk_mgr_construct()
645 ASSERT(clk_mgr->smu_wm_set.wm_set); in dcn316_clk_mgr_construct()
719 if (clk_mgr->smu_wm_set.wm_set && clk_mgr->smu_wm_set.mc_address.quad_part != 0) in dcn316_clk_mgr_destroy()
[all …]
A Ddcn316_clk_mgr.h39 struct dcn316_smu_watermark_set smu_wm_set; member
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/
A Dvg_clk_mgr.c448 struct watermarks *table = clk_mgr_vgh->smu_wm_set.wm_set; in vg_notify_wm_ranges()
453 if (!table || clk_mgr_vgh->smu_wm_set.mc_address.quad_part == 0) in vg_notify_wm_ranges()
461 clk_mgr_vgh->smu_wm_set.mc_address.high_part); in vg_notify_wm_ranges()
463 clk_mgr_vgh->smu_wm_set.mc_address.low_part); in vg_notify_wm_ranges()
685 &clk_mgr->smu_wm_set.mc_address.quad_part); in vg_clk_mgr_construct()
687 if (!clk_mgr->smu_wm_set.wm_set) { in vg_clk_mgr_construct()
688 clk_mgr->smu_wm_set.wm_set = &dummy_wms; in vg_clk_mgr_construct()
689 clk_mgr->smu_wm_set.mc_address.quad_part = 0; in vg_clk_mgr_construct()
691 ASSERT(clk_mgr->smu_wm_set.wm_set); in vg_clk_mgr_construct()
761 if (clk_mgr->smu_wm_set.wm_set && clk_mgr->smu_wm_set.mc_address.quad_part != 0) in vg_clk_mgr_destroy()
[all …]
A Dvg_clk_mgr.h42 struct smu_watermark_set smu_wm_set; member
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/
A Ddcn315_clk_mgr.c436 struct dcn315_watermarks *table = clk_mgr_dcn315->smu_wm_set.wm_set; in dcn315_notify_wm_ranges()
441 if (!table || clk_mgr_dcn315->smu_wm_set.mc_address.quad_part == 0) in dcn315_notify_wm_ranges()
449 clk_mgr_dcn315->smu_wm_set.mc_address.high_part); in dcn315_notify_wm_ranges()
451 clk_mgr_dcn315->smu_wm_set.mc_address.low_part); in dcn315_notify_wm_ranges()
618 &clk_mgr->smu_wm_set.mc_address.quad_part); in dcn315_clk_mgr_construct()
620 if (!clk_mgr->smu_wm_set.wm_set) { in dcn315_clk_mgr_construct()
621 clk_mgr->smu_wm_set.wm_set = &dummy_wms; in dcn315_clk_mgr_construct()
622 clk_mgr->smu_wm_set.mc_address.quad_part = 0; in dcn315_clk_mgr_construct()
624 ASSERT(clk_mgr->smu_wm_set.wm_set); in dcn315_clk_mgr_construct()
729 if (clk_mgr->smu_wm_set.wm_set && clk_mgr->smu_wm_set.mc_address.quad_part != 0) in dcn315_clk_mgr_destroy()
[all …]
A Ddcn315_clk_mgr.h39 struct dcn315_smu_watermark_set smu_wm_set; member
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
A Ddcn31_clk_mgr.c479 struct dcn31_watermarks *table = clk_mgr_dcn31->smu_wm_set.wm_set; in dcn31_notify_wm_ranges()
484 if (!table || clk_mgr_dcn31->smu_wm_set.mc_address.quad_part == 0) in dcn31_notify_wm_ranges()
492 clk_mgr_dcn31->smu_wm_set.mc_address.high_part); in dcn31_notify_wm_ranges()
494 clk_mgr_dcn31->smu_wm_set.mc_address.low_part); in dcn31_notify_wm_ranges()
695 &clk_mgr->smu_wm_set.mc_address.quad_part); in dcn31_clk_mgr_construct()
697 if (!clk_mgr->smu_wm_set.wm_set) { in dcn31_clk_mgr_construct()
698 clk_mgr->smu_wm_set.wm_set = &dummy_wms; in dcn31_clk_mgr_construct()
699 clk_mgr->smu_wm_set.mc_address.quad_part = 0; in dcn31_clk_mgr_construct()
701 ASSERT(clk_mgr->smu_wm_set.wm_set); in dcn31_clk_mgr_construct()
809 if (clk_mgr->smu_wm_set.wm_set && clk_mgr->smu_wm_set.mc_address.quad_part != 0) in dcn31_clk_mgr_destroy()
[all …]
A Ddcn31_clk_mgr.h39 struct dcn31_smu_watermark_set smu_wm_set; member
/linux-6.3-rc2/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
A Ddcn314_clk_mgr.c497 struct dcn314_watermarks *table = clk_mgr_dcn314->smu_wm_set.wm_set; in dcn314_notify_wm_ranges()
502 if (!table || clk_mgr_dcn314->smu_wm_set.mc_address.quad_part == 0) in dcn314_notify_wm_ranges()
510 clk_mgr_dcn314->smu_wm_set.mc_address.high_part); in dcn314_notify_wm_ranges()
512 clk_mgr_dcn314->smu_wm_set.mc_address.low_part); in dcn314_notify_wm_ranges()
742 &clk_mgr->smu_wm_set.mc_address.quad_part); in dcn314_clk_mgr_construct()
744 if (!clk_mgr->smu_wm_set.wm_set) { in dcn314_clk_mgr_construct()
745 clk_mgr->smu_wm_set.wm_set = &dummy_wms; in dcn314_clk_mgr_construct()
746 clk_mgr->smu_wm_set.mc_address.quad_part = 0; in dcn314_clk_mgr_construct()
748 ASSERT(clk_mgr->smu_wm_set.wm_set); in dcn314_clk_mgr_construct()
856 if (clk_mgr->smu_wm_set.wm_set && clk_mgr->smu_wm_set.mc_address.quad_part != 0) in dcn314_clk_mgr_destroy()
[all …]
A Ddcn314_clk_mgr.h40 struct dcn314_smu_watermark_set smu_wm_set; member

Completed in 13 milliseconds