Searched refs:DDR_CLK_CTRL (Results 1 – 2 of 2) sorted by relevance
90 SLCR_REG(DDR_CLK_CTRL) = zynq_clk_cfg.ddr_clk; in zynq_pll_init()93 SLCR_REG(DDR_CLK_CTRL) = 0; in zynq_pll_init()
174 uint32_t DDR_CLK_CTRL; // DDR Clock Control member
Completed in 6 milliseconds