/optee_os-3.20.0/core/drivers/ |
A D | atmel_shdwc_a32.S | 48 ldr r6, [r1, #AT91_SHDW_CR] 49 ldr r6, [r2, #AT91_PMC_MCKR] 62 ldr r6, [r2, #AT91_PMC_MCKR] 63 bic r6, r6, #AT91_PMC_CSS 64 str r6, [r2, #AT91_PMC_MCKR] 68 ldr r6, [r2, #AT91_PMC_SR] 69 tst r6, #AT91_PMC_MCKRDY
|
/optee_os-3.20.0/core/arch/arm/plat-imx/pm/ |
A D | psci-suspend-imx7.S | 86 bic r6, r6, #SCTLR_Z 93 ldr r6, [r6] 103 orr r6, r6, #TTBCR_PD0 121 orr r6, r6, #SCTLR_C 130 bic r6, r6, #TTBCR_PD0 140 orr r6, r6, #SCTLR_Z 165 orr r6, r6, #0x1 219 subs r6, r6, #0x1 234 orr r6, r6, #0x1 345 subs r6, r6, #0x1 [all …]
|
A D | psci-cpuidle-imx7.S | 63 str r5, [r6] 78 and r6, r6, #3 79 cmp r6, #0 142 bic r6, r6, #SCTLR_Z 160 orr r6, r6, #TTBCR_PD0 176 bic r6, r6, #TTBCR_PD0 187 orr r6, r6, #SCTLR_Z 216 orr r6, r6, #0x1 229 cmp r7, r6 297 cmp r7, r6 [all …]
|
/optee_os-3.20.0/ldelf/ |
A D | start_a32.S | 26 ldr r6, reloc_end_rel 28 add r6, r6, r4 29 cmp r5, r6 47 cmp r5, r6
|
A D | syscalls_a32.S | 27 mov r6, #0 30 mov r6, #(\num_args - 4)
|
/optee_os-3.20.0/core/arch/arm/crypto/ |
A D | aes_modes_armv8a_ce_a32.S | 232 pop {r4-r6, pc} 288 vmov r6, s27 @ keep swabbed ctr in r6 289 rev r6, r6 295 add r6, r6, #1 298 rev ip, r6 299 add r6, r6, #1 302 rev ip, r6 303 add r6, r6, #1 311 rev ip, r6 328 adds r6, r6, #1 @ increment BE ctr [all …]
|
/optee_os-3.20.0/core/arch/arm/tee/ |
A D | arch_svc_a32.S | 25 ldr r6, [r8, #THREAD_SVC_REG_R6] 36 cmp r6, #0 38 sub sp, sp, r6, lsl #2 42 mov r2, r6, lsl #2
|
A D | arch_svc.c | 201 *max_args = regs->r6; in get_scn_max_args() 343 .r6 = pushed[7], in save_panic_regs_a32_ta()
|
/optee_os-3.20.0/lib/libutils/isoc/arch/arm/ |
A D | setjmp_a32.S | 100 stmia r0!, {r4, r5, r6, r7} 106 mov r6, lr 107 stmia r0!, {r1, r2, r3, r4, r5, r6} 110 ldmia r0!, {r4, r5, r6, r7} 121 ldmia r0!, {r2, r3, r4, r5, r6} 126 mov sp, r6 130 ldmia r0!, {r4, r5, r6, r7}
|
/optee_os-3.20.0/core/arch/arm/kernel/ |
A D | thread_spmc_a32.S | 23 mov r6, #FFA_PARAM_MBZ /* Param MBZ */ 69 mov r6, #FFA_PARAM_MBZ /* Unused parameter */ 98 ldm r8, {r1, r4-r6} /* Load rv[] into r1,r4-r6 */ 133 mov r6, #FFA_PARAM_MBZ
|
A D | thread_a32.S | 143 mrs r6, cpsr /* Save current CPSR */ 164 orr r6, r6, #ARM32_CPSR_FIA /* Disable Async abort, IRQ and FIQ */ 165 msr cpsr, r6 /* Restore mode */ 191 mrs r6, cpsr /* Save current CPSR */ 214 orr r6, r6, #ARM32_CPSR_FIA /* Disable Async abort, IRQ and FIQ */ 215 msr cpsr, r6 /* Restore mode */ 343 mov sp, r6 900 write_ttbr0_64bit r6, r3 906 orr r2, r6, #TTBCR_PD1 942 write_ttbr0_64bit r6, r7 [all …]
|
A D | entry_a32.S | 39 push { r4-r6, lr } 59 1: pop { r4-r6, pc } 177 mov r6, r0 202 ldr r6, =CFG_DT_ADDR 204 mov r6, r2 502 mov r0, r6 852 mov r6, lr 873 bx r6 906 ldm r0, {r0, r6} 909 mov r6, #0 [all …]
|
A D | cache_helpers_a32.S | 112 add r6, r11, r0, lsl #3 // cache op is 2x32-bit instructions 136 blx r6 147 mov r6, #0 148 write_csselr r6 //select cache level 0 in csselr
|
A D | asm-defines.c | 28 DEFINE(THREAD_SVC_REG_R6, offsetof(struct thread_svc_regs, r6));
|
A D | stmm_sp.c | 48 #define SVC_REGS_A6(_regs) ((_regs)->r6) 443 spc->regs.r6 = 0; in stmm_enter_invoke_cmd() 586 spc->regs.r6 = svc_regs->r6; in save_sp_ctx()
|
A D | abort.c | 58 state.registers[6] = ai->regs->r6; in __print_stack_unwind() 165 ai->regs->r2, ai->regs->r6, ai->regs->r10, lr); in __print_abort_info()
|
A D | ldelf_loader.c | 231 arg->arm32.regs[6] = tsd->abort_regs.r6; in ldelf_dump_state()
|
A D | thread.c | 179 thread->regs.r6 = a6; in init_regs()
|
/optee_os-3.20.0/core/arch/arm/sm/ |
A D | pm_a32.S | 77 read_ttbr1 r6 87 read_vbar r6 180 write_ttbr1 r6 187 write_vbar r6
|
/optee_os-3.20.0/lib/libutee/arch/arm/ |
A D | utee_syscalls_a32.S | 37 mov r6, #0 40 mov r6, #(\num_args - 4)
|
/optee_os-3.20.0/core/arch/arm/include/sm/ |
A D | sm.h | 61 uint32_t r6; member 78 uint32_t r6; member
|
/optee_os-3.20.0/core/arch/arm/include/kernel/ |
A D | thread_arch.h | 127 uint32_t r6; member 188 uint32_t r6; member 247 uint32_t r6; member
|
/optee_os-3.20.0/core/drivers/pm/sam/ |
A D | pm_suspend.S | 24 tmp3 .req r6
|