Home
last modified time | relevance | path

Searched defs:reg_num (Results 1 – 25 of 78) sorted by relevance

1234

/linux/arch/sparc/kernel/
A Dpcr.c55 static u64 direct_pcr_read(unsigned long reg_num) in direct_pcr_read()
70 static u64 direct_pic_read(unsigned long reg_num) in direct_pic_read()
111 static void n2_pcr_write(unsigned long reg_num, u64 val) in n2_pcr_write()
144 static u64 n4_pcr_read(unsigned long reg_num) in n4_pcr_read()
153 static void n4_pcr_write(unsigned long reg_num, u64 val) in n4_pcr_write()
158 static u64 n4_pic_read(unsigned long reg_num) in n4_pic_read()
169 static void n4_pic_write(unsigned long reg_num, u64 val) in n4_pic_write()
195 static u64 n5_pcr_read(unsigned long reg_num) in n5_pcr_read()
204 static void n5_pcr_write(unsigned long reg_num, u64 val) in n5_pcr_write()
221 static u64 m7_pcr_read(unsigned long reg_num) in m7_pcr_read()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn201/
A Dirq_service_dcn201.c174 #define hpd_int_entry(reg_num)\ argument
183 #define hpd_rx_int_entry(reg_num)\ argument
191 #define pflip_int_entry(reg_num)\ argument
199 #define vupdate_int_entry(reg_num)\ argument
210 #define vupdate_no_lock_int_entry(reg_num)\ argument
217 #define vblank_int_entry(reg_num)\ argument
225 #define vline0_int_entry(reg_num)\ argument
238 #define i2c_int_entry(reg_num) \ argument
241 #define dp_sink_int_entry(reg_num) \ argument
244 #define gpio_pad_int_entry(reg_num) \ argument
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dce80/
A Dirq_service_dce80.c94 #define hpd_int_entry(reg_num)\ argument
109 #define hpd_rx_int_entry(reg_num)\ argument
123 #define pflip_int_entry(reg_num)\ argument
138 #define vupdate_int_entry(reg_num)\ argument
154 #define vblank_int_entry(reg_num)\ argument
176 #define i2c_int_entry(reg_num) \ argument
179 #define dp_sink_int_entry(reg_num) \ argument
182 #define gpio_pad_int_entry(reg_num) \ argument
185 #define dc_underflow_int_entry(reg_num) \ argument
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn10/
A Dirq_service_dcn10.c203 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
217 #define hpd_int_entry(reg_num)\ argument
226 #define hpd_rx_int_entry(reg_num)\ argument
234 #define pflip_int_entry(reg_num)\ argument
245 #define vupdate_no_lock_int_entry(reg_num)\ argument
253 #define vblank_int_entry(reg_num)\ argument
261 #define vline0_int_entry(reg_num)\ argument
274 #define i2c_int_entry(reg_num) \ argument
277 #define dp_sink_int_entry(reg_num) \ argument
280 #define gpio_pad_int_entry(reg_num) \ argument
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dce120/
A Dirq_service_dce120.c105 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
119 #define hpd_int_entry(reg_num)\ argument
128 #define hpd_rx_int_entry(reg_num)\ argument
136 #define pflip_int_entry(reg_num)\ argument
145 #define vupdate_int_entry(reg_num)\ argument
153 #define vblank_int_entry(reg_num)\ argument
167 #define i2c_int_entry(reg_num) \ argument
170 #define dp_sink_int_entry(reg_num) \ argument
173 #define gpio_pad_int_entry(reg_num) \ argument
176 #define dc_underflow_int_entry(reg_num) \ argument
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn21/
A Dirq_service_dcn21.c269 #define hpd_int_entry(reg_num)\ argument
278 #define hpd_rx_int_entry(reg_num)\ argument
286 #define pflip_int_entry(reg_num)\ argument
294 #define vupdate_int_entry(reg_num)\ argument
305 #define vupdate_no_lock_int_entry(reg_num)\ argument
313 #define vblank_int_entry(reg_num)\ argument
321 #define vline0_int_entry(reg_num)\ argument
341 #define i2c_int_entry(reg_num) \ argument
344 #define dp_sink_int_entry(reg_num) \ argument
347 #define gpio_pad_int_entry(reg_num) \ argument
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn303/
A Dirq_service_dcn303.c110 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
123 #define hpd_int_entry(reg_num)\ argument
132 #define hpd_rx_int_entry(reg_num)\ argument
140 #define pflip_int_entry(reg_num)\ argument
151 #define vupdate_no_lock_int_entry(reg_num)\ argument
159 #define vblank_int_entry(reg_num)\ argument
169 #define i2c_int_entry(reg_num) \ argument
172 #define dp_sink_int_entry(reg_num) \ argument
175 #define gpio_pad_int_entry(reg_num) \ argument
178 #define dc_underflow_int_entry(reg_num) \ argument
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn20/
A Dirq_service_dcn20.c230 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
246 #define hpd_int_entry(reg_num)\ argument
255 #define hpd_rx_int_entry(reg_num)\ argument
263 #define pflip_int_entry(reg_num)\ argument
274 #define vupdate_no_lock_int_entry(reg_num)\ argument
282 #define vblank_int_entry(reg_num)\ argument
290 #define vline0_int_entry(reg_num)\ argument
303 #define i2c_int_entry(reg_num) \ argument
306 #define dp_sink_int_entry(reg_num) \ argument
309 #define gpio_pad_int_entry(reg_num) \ argument
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn30/
A Dirq_service_dcn30.c222 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
250 #define hpd_int_entry(reg_num)\ argument
259 #define hpd_rx_int_entry(reg_num)\ argument
267 #define pflip_int_entry(reg_num)\ argument
278 #define vupdate_no_lock_int_entry(reg_num)\ argument
286 #define vblank_int_entry(reg_num)\ argument
294 #define vline0_int_entry(reg_num)\ argument
314 #define i2c_int_entry(reg_num) \ argument
317 #define dp_sink_int_entry(reg_num) \ argument
320 #define gpio_pad_int_entry(reg_num) \ argument
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn302/
A Dirq_service_dcn302.c195 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
227 #define hpd_int_entry(reg_num)\ argument
236 #define hpd_rx_int_entry(reg_num)\ argument
244 #define pflip_int_entry(reg_num)\ argument
255 #define vupdate_no_lock_int_entry(reg_num)\ argument
263 #define vblank_int_entry(reg_num)\ argument
271 #define vline0_int_entry(reg_num)\ argument
281 #define i2c_int_entry(reg_num) \ argument
284 #define dp_sink_int_entry(reg_num) \ argument
287 #define gpio_pad_int_entry(reg_num) \ argument
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn31/
A Dirq_service_dcn31.c209 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
237 #define hpd_int_entry(reg_num)\ argument
246 #define hpd_rx_int_entry(reg_num)\ argument
254 #define pflip_int_entry(reg_num)\ argument
265 #define vupdate_no_lock_int_entry(reg_num)\ argument
273 #define vblank_int_entry(reg_num)\ argument
281 #define vline0_int_entry(reg_num)\ argument
301 #define i2c_int_entry(reg_num) \ argument
304 #define dp_sink_int_entry(reg_num) \ argument
307 #define gpio_pad_int_entry(reg_num) \ argument
[all …]
/linux/drivers/gpu/drm/amd/display/dc/irq/dce60/
A Dirq_service_dce60.c101 #define hpd_int_entry(reg_num)\ argument
116 #define hpd_rx_int_entry(reg_num)\ argument
130 #define pflip_int_entry(reg_num)\ argument
145 #define vupdate_int_entry(reg_num)\ argument
161 #define vblank_int_entry(reg_num)\ argument
182 #define i2c_int_entry(reg_num) \ argument
185 #define dp_sink_int_entry(reg_num) \ argument
188 #define gpio_pad_int_entry(reg_num) \ argument
191 #define dc_underflow_int_entry(reg_num) \ argument
/linux/drivers/gpu/drm/amd/display/dc/irq/dce110/
A Dirq_service_dce110.c91 #define hpd_int_entry(reg_num)\ argument
106 #define hpd_rx_int_entry(reg_num)\ argument
119 #define pflip_int_entry(reg_num)\ argument
134 #define vupdate_int_entry(reg_num)\ argument
150 #define vblank_int_entry(reg_num)\ argument
172 #define i2c_int_entry(reg_num) \ argument
175 #define dp_sink_int_entry(reg_num) \ argument
178 #define gpio_pad_int_entry(reg_num) \ argument
181 #define dc_underflow_int_entry(reg_num) \ argument
/linux/drivers/video/fbdev/via/
A Dhw.h355 int reg_num; member
361 int reg_num; member
367 int reg_num; member
373 int reg_num; member
379 int reg_num; member
385 int reg_num; member
391 int reg_num; member
397 int reg_num; member
403 int reg_num; member
409 int reg_num; member
[all …]
/linux/arch/riscv/kvm/
A Dvcpu.c153 unsigned long reg_num = reg->id & ~(KVM_REG_ARCH_MASK | in kvm_riscv_vcpu_get_reg_config() local
180 unsigned long reg_num = reg->id & ~(KVM_REG_ARCH_MASK | in kvm_riscv_vcpu_set_reg_config() local
215 unsigned long reg_num = reg->id & ~(KVM_REG_ARCH_MASK | in kvm_riscv_vcpu_get_reg_core() local
248 unsigned long reg_num = reg->id & ~(KVM_REG_ARCH_MASK | in kvm_riscv_vcpu_set_reg_core() local
283 unsigned long reg_num = reg->id & ~(KVM_REG_ARCH_MASK | in kvm_riscv_vcpu_get_reg_csr() local
311 unsigned long reg_num = reg->id & ~(KVM_REG_ARCH_MASK | in kvm_riscv_vcpu_set_reg_csr() local
A Dvcpu_fp.c85 unsigned long reg_num = reg->id & ~(KVM_REG_ARCH_MASK | in kvm_riscv_vcpu_get_reg_fp() local
131 unsigned long reg_num = reg->id & ~(KVM_REG_ARCH_MASK | in kvm_riscv_vcpu_set_reg_fp() local
A Dvcpu_timer.c97 unsigned long reg_num = reg->id & ~(KVM_REG_ARCH_MASK | in kvm_riscv_vcpu_get_reg_timer() local
137 unsigned long reg_num = reg->id & ~(KVM_REG_ARCH_MASK | in kvm_riscv_vcpu_set_reg_timer() local
/linux/drivers/net/ethernet/arc/
A Demac_mdio.c56 static int arc_mdio_read(struct mii_bus *bus, int phy_addr, int reg_num) in arc_mdio_read()
89 int reg_num, u16 value) in arc_mdio_write()
/linux/drivers/soc/fsl/qe/
A Ducc.c89 unsigned int *reg_num, unsigned int *shift) in get_cmxucr_reg()
101 unsigned int reg_num; in ucc_mux_set_grant_tsa_bkpt() local
122 unsigned int reg_num; in ucc_set_qe_mux_rxtx() local
/linux/drivers/crypto/qat/qat_common/
A Dqat_hal.c248 unsigned short reg_num) in qat_hal_get_reg_addr()
1130 unsigned short reg_num, unsigned int *data) in qat_hal_rd_rel_reg()
1191 unsigned short reg_num, unsigned int data) in qat_hal_wr_rel_reg()
1345 unsigned short reg_num, unsigned int val) in qat_hal_put_rel_rd_xfer()
1386 unsigned short reg_num, unsigned int data) in qat_hal_put_rel_wr_xfer()
1484 unsigned short reg_num, unsigned int regdata) in qat_hal_init_gpr()
1518 unsigned short reg_num, unsigned int regdata) in qat_hal_init_wr_xfer()
1553 unsigned short reg_num, unsigned int regdata) in qat_hal_init_rd_xfer()
1587 unsigned short reg_num, unsigned int regdata) in qat_hal_init_nn()
/linux/arch/powerpc/platforms/powernv/
A Dopal-fadump.h82 __be32 reg_num; member
87 u32 reg_type, u32 reg_num, in opal_fadump_set_regval_regnum()
/linux/drivers/scsi/
A Dwd33c93.c167 read_wd33c93(const wd33c93_regs regs, uchar reg_num) in read_wd33c93()
195 write_wd33c93(const wd33c93_regs regs, uchar reg_num, uchar value) in write_wd33c93()
225 read_wd33c93(const wd33c93_regs regs, uchar reg_num) in read_wd33c93()
253 write_wd33c93(const wd33c93_regs regs, uchar reg_num, uchar value) in write_wd33c93()
/linux/drivers/gpu/drm/amd/display/dc/
A Ddm_services.h164 #define get_reg_field_value_soc15(reg_value, block, reg_num, reg_name, reg_field)\ argument
170 #define set_reg_field_value_soc15(reg_value, value, block, reg_num, reg_name, reg_field)\ argument
/linux/drivers/mfd/
A Dezx-pcap.c77 int ezx_pcap_write(struct pcap_chip *pcap, u8 reg_num, u32 value) in ezx_pcap_write()
93 int ezx_pcap_read(struct pcap_chip *pcap, u8 reg_num, u32 *value) in ezx_pcap_read()
109 int ezx_pcap_set_bits(struct pcap_chip *pcap, u8 reg_num, u32 mask, u32 val) in ezx_pcap_set_bits()
/linux/drivers/net/phy/
A Dfixed_phy.c73 static int fixed_mdio_read(struct mii_bus *bus, int phy_addr, int reg_num) in fixed_mdio_read()
100 static int fixed_mdio_write(struct mii_bus *bus, int phy_addr, int reg_num, in fixed_mdio_write()

Completed in 37 milliseconds

1234