Home
last modified time | relevance | path

Searched refs:BIT6 (Results 1 – 25 of 44) sorted by relevance

12

/linux/drivers/staging/rtl8723bs/include/
A Dhal_pwr_seq.h57 …K, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, BIT6},/* Enable WL co…
64 …K, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, BIT6},/*For GPIO9 int…
75 …{0x0010, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6…
163 …{0x0029, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6…
212 …PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_POLLING, BIT6, BIT6},/*polling FW in…
A Dhal_com_reg.h562 #define HSIMR_RON_INT_EN BIT6
571 #define HSISR_RON_INT BIT6
614 #define RRSR_12M BIT6
770 #define IMR_MGNTDOK BIT6 /* Management Queue DMA OK Interrupt */
818 #define PHIMR_MGNTDOK BIT6 /* Management Queue DMA OK Interrupt */
923 #define IMR_MGNTDOK_88E BIT6 /* Management Queue DMA OK */
981 #define StopBecon BIT6
1017 #define RCR_CBSSID_DATA BIT6 /* Accept BSSID match packet (Data) */
1545 #define SDIO_HIMR_TXBCNOK_MSK BIT6
1571 #define SDIO_HISR_TXBCNOK BIT6
[all …]
A Drtl8723b_spec.h208 #define IMR_MGNTDOK_8723B BIT6 /* Management Queue DMA OK */
A Dosdep_service.h23 #define BIT6 0x00000040 macro
/linux/drivers/video/fbdev/via/
A Dlcd.c376 viafb_write_reg_mask(CRA2, VIACR, 0xC0, BIT7 + BIT6); in load_lcd_scaling()
609 viafb_write_reg_mask(CRD3, VIACR, 0xC0, BIT6 + BIT7); in integrated_lvds_disable()
618 viafb_write_reg_mask(CR91, VIACR, 0xC0, BIT6 + BIT7); in integrated_lvds_disable()
631 viafb_write_reg_mask(CRD2, VIACR, 0x40, BIT6); in integrated_lvds_disable()
637 viafb_write_reg_mask(CRD2, VIACR, 0xC0, BIT6 + BIT7); in integrated_lvds_disable()
661 viafb_write_reg_mask(CR91, VIACR, 0, BIT6 + BIT7); in integrated_lvds_enable()
670 viafb_write_reg_mask(CRD3, VIACR, 0, BIT6 + BIT7); in integrated_lvds_enable()
686 viafb_write_reg_mask(CRD2, VIACR, 0, BIT6); in integrated_lvds_enable()
692 viafb_write_reg_mask(CRD2, VIACR, 0, BIT6 + BIT7); in integrated_lvds_enable()
A Ddvi.c55 viafb_write_reg_mask(SR1E, VIASR, 0xC0, BIT6 + BIT7); in viafb_tmds_trasmitter_identify()
62 BIT5 + BIT6 + BIT7); in viafb_tmds_trasmitter_identify()
421 viafb_write_reg_mask(CR88, VIACR, 0x00, BIT6 + BIT0); in viafb_dvi_enable()
A Dhw.c1669 viafb_write_reg_mask(SR1B, VIASR, 0x00, BIT7 + BIT6); in viafb_init_dac()
1676 viafb_write_reg_mask(SR1B, VIASR, 0xC0, BIT7 + BIT6); in viafb_init_dac()
1680 viafb_write_reg_mask(CR6A, VIACR, 0x40, BIT6); in viafb_init_dac()
2033 viafb_write_reg_mask(CR6A, VIACR, 0x00, BIT6); in enable_second_display_channel()
2035 viafb_write_reg_mask(CR6A, VIACR, BIT6, BIT6); in enable_second_display_channel()
2041 viafb_write_reg_mask(CR6A, VIACR, 0x00, BIT6); in disable_second_display_channel()
2043 viafb_write_reg_mask(CR6A, VIACR, BIT6, BIT6); in disable_second_display_channel()
A Dshare.h20 #define BIT6 0x40 macro
/linux/drivers/staging/rtl8192e/rtl8192e/
A Dr8192E_hw.h222 #define IMR_MGNTDOK BIT6
237 #define TPPoll_MQ BIT6
277 #define AcmHw_VoqStatus BIT6
367 #define RRSR_12M BIT6
/linux/drivers/scsi/
A Ddc395x.h70 #define BIT6 0x00000040 macro
138 #define DATAIN BIT6
171 #define EN_ATN_STOP BIT6
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8821ae/
A Dpwrseq.h285 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6|BIT7, 0 \
420 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6, 0 \
444 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6 , BIT6 \
642 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT6|BIT7, 0 \
/linux/drivers/net/wireless/realtek/rtlwifi/btcoexist/
A Dhalbt_precomp.h37 #define BIT6 0x00000040 macro
A Dhalbtc8192e2ant.h8 #define BT_INFO_8192E_2ANT_B_A2DP BIT6
A Dhalbtc8821a1ant.h9 #define BT_INFO_8821A_1ANT_B_A2DP BIT6
A Dhalbtc8821a2ant.h9 #define BT_INFO_8821A_2ANT_B_A2DP BIT6
A Dhalbtc8723b2ant.h11 #define BT_INFO_8723B_2ANT_B_A2DP BIT6
/linux/drivers/char/pcmcia/
A Dsynclink_cs.c925 if (status & (BIT7 + BIT6)) { in rx_ready_async()
939 else if (status & BIT6) in rx_ready_async()
2176 set_reg_bits(info, CHA+DAFO, BIT6); in mgslpc_break()
2178 clear_reg_bits(info, CHA+DAFO, BIT6); in mgslpc_break()
3147 val |= BIT6; in hdlc_mode()
3150 val |= BIT6; in hdlc_mode()
3153 val |= BIT7 | BIT6; in hdlc_mode()
3404 val |= BIT6; in async_mode()
3587 val &= ~BIT6; in set_signals()
3589 val |= BIT6; in set_signals()
[all …]
/linux/drivers/net/hamradio/
A Dz8530.h118 #define BIT6 1 /* 6 bit/8bit sync */ macro
/linux/drivers/staging/rtl8723bs/hal/
A DHalHWImg8723B_MAC.c19 ((pDM_Odm->BoardType & BIT6) >> 6) << 3 | /* _APA */ in CheckPositive()
A DHalBtc8723b2Ant.h9 #define BT_INFO_8723B_2ANT_B_A2DP BIT6
A DHalBtc8723b1Ant.h9 #define BT_INFO_8723B_1ANT_B_A2DP BIT6
/linux/drivers/tty/serial/
A Dzs.h173 #define BIT6 1 /* 6 bit/8bit sync */ macro
A Dip22zilog.h154 #define BIT6 1 /* 6 bit/8bit sync */ macro
A Dsunzilog.h156 #define BIT6 1 /* 6 bit/8bit sync */ macro
/linux/drivers/staging/rtl8192e/
A Drtl819x_Qos.h16 #define BIT6 0x00000040 macro

Completed in 64 milliseconds

12