Home
last modified time | relevance | path

Searched refs:CLKID_VCLK_DIV4 (Results 1 – 8 of 8) sorted by relevance

/linux/include/dt-bindings/clock/
A Daxg-clkc.h89 #define CLKID_VCLK_DIV4 124 macro
A Dg12a-clkc.h115 #define CLKID_VCLK_DIV4 150 macro
A Dgxbb-clkc.h136 #define CLKID_VCLK_DIV4 187 macro
/linux/drivers/clk/meson/
A Dmeson8b.h130 #define CLKID_VCLK_DIV4 144 macro
A Dmeson8b.c2918 [CLKID_VCLK_DIV4] = &meson8b_vclk_div4_div_gate.hw,
3126 [CLKID_VCLK_DIV4] = &meson8b_vclk_div4_div_gate.hw,
3345 [CLKID_VCLK_DIV4] = &meson8b_vclk_div4_div_gate.hw,
A Dgxbb.c2875 [CLKID_VCLK_DIV4] = &gxbb_vclk_div4.hw,
3086 [CLKID_VCLK_DIV4] = &gxbb_vclk_div4.hw,
A Dg12a.c4400 [CLKID_VCLK_DIV4] = &g12a_vclk_div4.hw,
4629 [CLKID_VCLK_DIV4] = &g12a_vclk_div4.hw,
4893 [CLKID_VCLK_DIV4] = &g12a_vclk_div4.hw,
A Daxg.c2018 [CLKID_VCLK_DIV4] = &axg_vclk_div4.hw,

Completed in 28 milliseconds