Home
last modified time | relevance | path

Searched refs:GPLL0 (Results 1 – 25 of 56) sorted by relevance

123

/linux/Documentation/devicetree/bindings/interconnect/
A Dqcom,osm-l3.yaml54 #define GPLL0 165
61 clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>;
/linux/Documentation/devicetree/bindings/clock/
A Dqcom,gpucc-sdm660.yaml27 - description: GPLL0 main gpu branch
28 - description: GPLL0 divider gpu branch
A Dqcom,gpucc.yaml36 - description: GPLL0 main branch source
37 - description: GPLL0 div branch source
A Dqcom,sdm845-dispcc.yaml28 - description: GPLL0 source from GCC
29 - description: GPLL0 div source from GCC
A Dqcom,msm8998-gpucc.yaml25 - description: GPLL0 main branch source (gcc_gpu_gpll0_clk_src)
A Dqcom,sc7180-dispcc.yaml25 - description: GPLL0 source from GCC
A Dqcom,sc7280-dispcc.yaml25 - description: GPLL0 source from GCC
/linux/Documentation/devicetree/bindings/cpufreq/
A Dcpufreq-qcom-hw.txt16 Definition: clock handle for XO clock and GPLL0 clock.
167 clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>;
/linux/include/dt-bindings/clock/
A Dqcom,gcc-mdm9607.h9 #define GPLL0 0 macro
A Dqcom,gcc-sdx55.h10 #define GPLL0 3 macro
A Dqcom,gcc-sc7180.h11 #define GPLL0 1 macro
A Dqcom,gcc-sdm660.h111 #define GPLL0 101 macro
A Dqcom,gcc-msm8994.h11 #define GPLL0 1 macro
A Dqcom,gcc-sm6350.h11 #define GPLL0 0 macro
A Dqcom,gcc-msm8916.h9 #define GPLL0 0 macro
A Dqcom,gcc-qcm2290.h10 #define GPLL0 0 macro
A Dqcom,gcc-sm6115.h10 #define GPLL0 0 macro
A Dqcom,gcc-msm8939.h9 #define GPLL0 0 macro
A Dqcom,gcc-msm8953.h183 #define GPLL0 176 macro
A Dqcom,gcc-sdm845.h175 #define GPLL0 165 macro
A Dqcom,gcc-sm8150.h207 #define GPLL0 197 macro
A Dqcom,gcc-ipq6018.h9 #define GPLL0 0 macro
A Dqcom,gcc-sm8250.h10 #define GPLL0 0 macro
A Dqcom,gcc-msm8974.h9 #define GPLL0 0 macro
A Dqcom,gcc-msm8998.h134 #define GPLL0 125 macro

Completed in 36 milliseconds

123