Home
last modified time | relevance | path

Searched refs:HNAE3_MAX_TC (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/net/ethernet/hisilicon/hns3/hns3pf/
A Dhclge_dcb.c16 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_ieee_ets_to_tm_info()
53 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_tm_info_to_ieee_ets()
132 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_ets_sch_mode_validate()
A Dhclge_tm.c605 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_vport_get_max_rss_size()
626 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_vport_get_tqp_num()
646 vport->qs_offset = HNAE3_MAX_TC + in hclge_tm_update_kinfo_rss_size()
688 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_tm_vport_tc_info_update()
755 for (; k < HNAE3_MAX_TC; k++) in hclge_tm_pg_info_init()
941 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_tm_pri_q_qs_cfg()
1135 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_tm_ets_tc_dwrr_cfg()
1284 if (vport->vport_id >= HNAE3_MAX_TC) in hclge_tm_schd_mode_vnet_base_cfg()
A Dhclge_tm.h89 u8 tc_weight[HNAE3_MAX_TC];
A Dhclge_main.h367 u8 tc_dwrr[HNAE3_MAX_TC];
400 struct hclge_tc_info tc_info[HNAE3_MAX_TC];
A Dhclge_debugfs.c677 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_dbg_dump_tc()
1153 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_dbg_dump_qos_pri_map()
A Dhclge_main.c1665 if ((hdev->tc_max > HNAE3_MAX_TC) || in hclge_configure()
/linux/drivers/net/ethernet/hisilicon/hns3/
A Dhnae3.h758 #define HNAE3_MAX_TC 8 macro
762 u16 tqp_count[HNAE3_MAX_TC];
763 u16 tqp_offset[HNAE3_MAX_TC];
A Dhns3_enet.c2495 if (tc > HNAE3_MAX_TC) in hns3_setup_tc()

Completed in 55 milliseconds