Home
last modified time | relevance | path

Searched refs:IPCC (Results 1 – 10 of 10) sorted by relevance

/linux/Documentation/devicetree/bindings/mailbox/
A Dst,stm32-ipcc.yaml10 The IPCC block provides a non blocking signaling mechanism to post and
77 clocks = <&rcc_clk IPCC>;
A Dqcom-ipcc.yaml13 The Inter-Processor Communication Controller (IPCC) is a centralized hardware
/linux/sound/soc/intel/catpt/
A Dipc.c64 catpt_writel_shim(cdev, IPCC, header); in catpt_dsp_send_tx()
278 ipcc = catpt_readl_shim(cdev, IPCC); in catpt_dsp_irq_handler()
284 catpt_updatel_shim(cdev, IPCC, CATPT_IPCC_DONE, 0); in catpt_dsp_irq_handler()
A Ddsp.c324 catpt_writel_shim(cdev, IPCC, CATPT_IPCC_DEFAULT); in catpt_dsp_set_regs_defaults()
/linux/drivers/mailbox/
A DKconfig234 tristate "STM32 IPCC Mailbox"
238 with hardware for Inter-Processor Communication Controller (IPCC)
279 tristate "Qualcomm Technologies, Inc. IPCC driver"
283 (IPCC) driver for MSM devices. The driver provides mailbox support for
/linux/include/dt-bindings/clock/
A Dstm32mp1-clks.h96 #define IPCC 83 macro
/linux/arch/arm/boot/dts/
A Dstm32mp151.dtsi1111 clocks = <&rcc IPCC>;
/linux/drivers/clk/
A Dclk-stm32mp1.c1934 PCLK(IPCC, "ipcc", "ck_mcu", 0, G_IPCC),
/linux/
A Dmodules.builtin.modinfo16 …ivers/mailbox/qcom-ipcc�qcom_ipcc.description=Qualcomm Technologies, Inc. IPCC driver�qcom_ipcc.au…
A DMAINTAINERS15829 QUALCOMM IPCC MAILBOX DRIVER

Completed in 39 milliseconds