Home
last modified time | relevance | path

Searched refs:PLL_MODE_MASK (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/clk/spear/
A Dclk-vco-pll.c48 #define PLL_MODE_MASK 3 macro
202 mode = (readl_relaxed(vco->mode_reg) >> PLL_MODE_SHIFT) & PLL_MODE_MASK; in clk_vco_recalc_rate()
245 val &= ~(PLL_MODE_MASK << PLL_MODE_SHIFT); in clk_vco_set_rate()
246 val |= (rtbl[i].mode & PLL_MODE_MASK) << PLL_MODE_SHIFT; in clk_vco_set_rate()
/linux/include/linux/mfd/
A Didt82p33_reg.h52 #define PLL_MODE_MASK (0x1F) macro
A Didt8a340_reg.h505 #define PLL_MODE_MASK (0x7) macro
/linux/drivers/ptp/
A Dptp_idt82p33.h57 #define PLL_MODE_MASK (0x1F) macro
A Dptp_idt82p33.c200 dpll_mode &= ~(PLL_MODE_MASK << PLL_MODE_SHIFT); in idt82p33_dpll_set_mode()
A Dptp_clockmatrix.c1395 *mode = (dpll_mode >> PLL_MODE_SHIFT) & PLL_MODE_MASK; in idtcm_get_pll_mode()
1413 dpll_mode &= ~(PLL_MODE_MASK << PLL_MODE_SHIFT); in idtcm_set_pll_mode()
/linux/arch/mips/ar7/
A Dclock.c54 #define PLL_MODE_MASK 0x00000001 macro
191 if ((pll & PLL_MODE_MASK) == 0) in tnetd7300_get_clock()
/linux/drivers/clk/rockchip/
A Dclk-pll.c20 #define PLL_MODE_MASK 0x3 macro
885 pll_mux->mask = PLL_MODE_MASK; in rockchip_clk_register_pll()

Completed in 73 milliseconds