Home
last modified time | relevance | path

Searched refs:PixelClockBackEnd (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
A Ddisplay_mode_vba_20.c1787 mode_lib->vba.PixelClockBackEnd[k] / 6 in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1794 mode_lib->vba.PixelClockBackEnd[k] / 3 in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1839 / mode_lib->vba.PixelClockBackEnd[k]; in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
4076 * mode_lib->vba.OutputLinkDPLanes[k] / mode_lib->vba.PixelClockBackEnd[k] * 8.0, in dml20_ModeSupportAndSystemConfigurationFull()
4196 if (mode_lib->vba.PixelClockBackEnd[k] / 6.0 / mode_lib->vba.DSCFormatFactor in dml20_ModeSupportAndSystemConfigurationFull()
4202 if (mode_lib->vba.PixelClockBackEnd[k] / 3.0 / mode_lib->vba.DSCFormatFactor in dml20_ModeSupportAndSystemConfigurationFull()
4240 } else if (mode_lib->vba.PixelClockBackEnd[k] > 3200.0) { in dml20_ModeSupportAndSystemConfigurationFull()
4242 mode_lib->vba.PixelClockBackEnd[k] / 400.0, in dml20_ModeSupportAndSystemConfigurationFull()
4244 } else if (mode_lib->vba.PixelClockBackEnd[k] > 1360.0) { in dml20_ModeSupportAndSystemConfigurationFull()
4246 } else if (mode_lib->vba.PixelClockBackEnd[k] > 680.0) { in dml20_ModeSupportAndSystemConfigurationFull()
[all …]
A Ddisplay_mode_vba_20v2.c1823 mode_lib->vba.PixelClockBackEnd[k] / 6 in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1830 mode_lib->vba.PixelClockBackEnd[k] / 3 in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1875 / mode_lib->vba.PixelClockBackEnd[k]; in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
4191 * mode_lib->vba.OutputLinkDPLanes[k] / mode_lib->vba.PixelClockBackEnd[k] * 8.0, in dml20v2_ModeSupportAndSystemConfigurationFull()
4317 if (mode_lib->vba.PixelClockBackEnd[k] / 6.0 / mode_lib->vba.DSCFormatFactor in dml20v2_ModeSupportAndSystemConfigurationFull()
4323 if (mode_lib->vba.PixelClockBackEnd[k] / 3.0 / mode_lib->vba.DSCFormatFactor in dml20v2_ModeSupportAndSystemConfigurationFull()
4361 } else if (mode_lib->vba.PixelClockBackEnd[k] > 3200.0) { in dml20v2_ModeSupportAndSystemConfigurationFull()
4363 mode_lib->vba.PixelClockBackEnd[k] / 400.0, in dml20v2_ModeSupportAndSystemConfigurationFull()
4365 } else if (mode_lib->vba.PixelClockBackEnd[k] > 1360.0) { in dml20v2_ModeSupportAndSystemConfigurationFull()
4367 } else if (mode_lib->vba.PixelClockBackEnd[k] > 680.0) { in dml20v2_ModeSupportAndSystemConfigurationFull()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/
A Ddisplay_mode_vba_21.c1777 mode_lib->vba.PixelClockBackEnd[k] / 6 in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1784 mode_lib->vba.PixelClockBackEnd[k] / 3 in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1829 / mode_lib->vba.PixelClockBackEnd[k]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
4283 * mode_lib->vba.OutputLinkDPLanes[k] / mode_lib->vba.PixelClockBackEnd[k] * 8.0, in dml21_ModeSupportAndSystemConfigurationFull()
4409 if (mode_lib->vba.PixelClockBackEnd[k] / 6.0 / mode_lib->vba.DSCFormatFactor in dml21_ModeSupportAndSystemConfigurationFull()
4415 if (mode_lib->vba.PixelClockBackEnd[k] / 3.0 / mode_lib->vba.DSCFormatFactor in dml21_ModeSupportAndSystemConfigurationFull()
4453 } else if (mode_lib->vba.PixelClockBackEnd[k] > 3200.0) { in dml21_ModeSupportAndSystemConfigurationFull()
4455 mode_lib->vba.PixelClockBackEnd[k] / 400.0, in dml21_ModeSupportAndSystemConfigurationFull()
4457 } else if (mode_lib->vba.PixelClockBackEnd[k] > 1360.0) { in dml21_ModeSupportAndSystemConfigurationFull()
4459 } else if (mode_lib->vba.PixelClockBackEnd[k] > 680.0) { in dml21_ModeSupportAndSystemConfigurationFull()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/
A Ddisplay_mode_vba_30.c2189 v->DSCCLK_calculated[k] = v->PixelClockBackEnd[k] / 6 in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2192 v->DSCCLK_calculated[k] = v->PixelClockBackEnd[k] / 3 in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
4129 if (v->PixelClockBackEnd[k] > 3200) { in dml30_ModeSupportAndSystemConfigurationFull()
4131 } else if (v->PixelClockBackEnd[k] > 1360) { in dml30_ModeSupportAndSystemConfigurationFull()
4133 } else if (v->PixelClockBackEnd[k] > 680) { in dml30_ModeSupportAndSystemConfigurationFull()
4135 } else if (v->PixelClockBackEnd[k] > 340) { in dml30_ModeSupportAndSystemConfigurationFull()
4158 v->PixelClockBackEnd[k], in dml30_ModeSupportAndSystemConfigurationFull()
4190 v->PixelClockBackEnd[k], in dml30_ModeSupportAndSystemConfigurationFull()
4210 v->PixelClockBackEnd[k], in dml30_ModeSupportAndSystemConfigurationFull()
4230 v->PixelClockBackEnd[k], in dml30_ModeSupportAndSystemConfigurationFull()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn31/
A Ddisplay_mode_vba_31.c4429 if (v->PixelClockBackEnd[k] > 3200) {
4430 v->NumberOfDSCSlices[k] = dml_ceil(v->PixelClockBackEnd[k] / 400.0, 4.0);
4431 } else if (v->PixelClockBackEnd[k] > 1360) {
4433 } else if (v->PixelClockBackEnd[k] > 680) {
4435 } else if (v->PixelClockBackEnd[k] > 340) {
4458 v->PixelClockBackEnd[k],
4490 v->PixelClockBackEnd[k],
4510 v->PixelClockBackEnd[k],
4530 v->PixelClockBackEnd[k],
4550 v->PixelClockBackEnd[k],
[all …]
/linux/drivers/gpu/drm/amd/display/dc/dml/
A Ddisplay_mode_vba.c554 mode_lib->vba.PixelClockBackEnd[mode_lib->vba.NumberOfActivePlanes] = dst->pixel_rate_mhz; in fetch_pipe_params()
848 mode_lib->vba.PixelClockBackEnd[k] = mode_lib->vba.PixelClock[k]; in PixelClockAdjustmentForProgressiveToInterlaceUnit()
A Ddisplay_mode_vba.h314 double PixelClockBackEnd[DC__NUM_DPP__MAX]; member

Completed in 58 milliseconds