| /linux/arch/hexagon/kernel/ |
| A D | vm_entry.S | 70 R2 = and(R0,R2); } \ 215 R0 = R29; \ 232 R0 = usr; \ 236 R0 = setbit(R0, #16); \ 238 usr = R0; \ 246 R0 = R29; \ 274 R0 = #VM_INT_DISABLE define 287 R0 = #VM_INT_DISABLE; define 308 R0 = #VM_INT_DISABLE; define 331 R0 = R29 define [all …]
|
| A D | vm_switch.S | 55 memw(R0+#_TASK_THREAD_INFO) = THREADINFO_REG; 56 memw(R0 +#(_TASK_STRUCT_THREAD + _THREAD_STRUCT_SWITCH_SP)) = R29;
|
| /linux/lib/ |
| A D | test_bpf.c | 1946 else if (R0 == rd || R0 == rs) in __bpf_fill_atomic_reg_pairs() 3807 BPF_ALU64_REG(BPF_ADD, R0, R0), 4091 BPF_ALU64_REG(BPF_SUB, R0, R0), 4214 BPF_ALU64_REG(BPF_SUB, R0, R0), 4262 BPF_ALU64_REG(BPF_XOR, R0, R0), 4266 BPF_ALU64_REG(BPF_XOR, R0, R0), 4290 BPF_ALU64_REG(BPF_MUL, R0, R0), 4362 BPF_ALU64_REG(BPF_ADD, R0, R0), 4402 BPF_ALU64_REG(BPF_ADD, R0, R0), 4442 BPF_ALU64_REG(BPF_ADD, R0, R0), [all …]
|
| /linux/arch/x86/crypto/ |
| A D | twofish-x86_64-asm_64.S | 29 #define R0 %rax macro 226 encrypt_round(R0,R1,R2,R3,0); 227 encrypt_round(R2,R3,R0,R1,8); 228 encrypt_round(R0,R1,R2,R3,2*8); 229 encrypt_round(R2,R3,R0,R1,3*8); 230 encrypt_round(R0,R1,R2,R3,4*8); 231 encrypt_round(R2,R3,R0,R1,5*8); 232 encrypt_round(R0,R1,R2,R3,6*8); 233 encrypt_round(R2,R3,R0,R1,7*8); 248 xor R0, R1 [all …]
|
| A D | twofish-i586-asm_32.S | 231 encrypt_round(R0,R1,R2,R3,0); 232 encrypt_round(R2,R3,R0,R1,8); 233 encrypt_round(R0,R1,R2,R3,2*8); 234 encrypt_round(R2,R3,R0,R1,3*8); 235 encrypt_round(R0,R1,R2,R3,4*8); 236 encrypt_round(R2,R3,R0,R1,5*8); 237 encrypt_round(R0,R1,R2,R3,6*8); 238 encrypt_round(R2,R3,R0,R1,7*8); 239 encrypt_round(R0,R1,R2,R3,8*8); 240 encrypt_round(R2,R3,R0,R1,9*8); [all …]
|
| A D | poly1305-x86_64-cryptogams.pl | 2299 vpmuludq $T1,$R0,$M1 2314 vpmuludq $T2,$R0,$M2 2400 vpermd $R0,$M0,$R0 # 14243444 -> 1---2---3---4--- 2596 vpsrlq \$32,$R0,$R0 # 0105020603070408 3100 vmovdqa $R0,$H0 3172 vpunpcklqdq $R0,$H0,$R0 3189 vinserti128 \$1,%x#$R0,$H0,$R0 3193 vpermq \$0b11011000,$R0,$R0 3207 vpbroadcastq %x#$R0,$R0 # broadcast 4th power 3221 vpsrldq \$8,$R0,$R0 # 0-1-0-2 [all …]
|
| /linux/arch/arm/crypto/ |
| A D | poly1305-armv4.pl | 554 vmull.u32 $D0,$R0,${R0}[1] 1064 vmull.u32 $D2,$H2#hi,$R0 1066 vmull.u32 $D0,$H0#hi,$R0 1068 vmull.u32 $D3,$H3#hi,$R0 1070 vmull.u32 $D1,$H1#hi,$R0 1072 vmull.u32 $D4,$H4#hi,$R0 1116 vmlal.u32 $D2,$H2#lo,$R0 1117 vmlal.u32 $D0,$H0#lo,$R0 1118 vmlal.u32 $D3,$H3#lo,$R0 1119 vmlal.u32 $D1,$H1#lo,$R0 [all …]
|
| /linux/Documentation/devicetree/bindings/pinctrl/ |
| A D | mediatek,mt6797-pinctrl.yaml | 106 Pull up setings for 2 pull resistors, R0 and R1. User can 108 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. 109 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. 110 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. 111 3: (R1, R0) = (1, 1) which means R1 enabled and R0 enabled. 117 Pull down settings for 2 pull resistors, R0 and R1. User can 119 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. 120 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. 121 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. 122 3: (R1, R0) = (1, 1) which means R1 enabled and R0 enabled.
|
| A D | mediatek,mt6779-pinctrl.yaml | 113 Pull up setings for 2 pull resistors, R0 and R1. User can 115 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. 116 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. 117 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. 118 3: (R1, R0) = (1, 1) which means R1 enabled and R0 enabled. 124 Pull down settings for 2 pull resistors, R0 and R1. User can 126 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. 127 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. 128 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. 129 3: (R1, R0) = (1, 1) which means R1 enabled and R0 enabled.
|
| A D | mediatek,mt8183-pinctrl.yaml | 138 Pull up setings for 2 pull resistors, R0 and R1. User can 140 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. 141 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. 142 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. 143 3: (R1, R0) = (1, 1) which means R1 enabled and R0 enabled. 149 Pull down settings for 2 pull resistors, R0 and R1. User can 151 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. 152 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. 153 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. 154 3: (R1, R0) = (1, 1) which means R1 enabled and R0 enabled.
|
| A D | mediatek,mt7986-pinctrl.yaml | 294 Pull up setings for 2 pull resistors, R0 and R1. Valid arguments 296 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. 297 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. 298 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. 299 3: (R1, R0) = (1, 1) which means R1 enabled and R0 enabled. 306 Pull down setings for 2 pull resistors, R0 and R1. Valid arguments 308 0: (R1, R0) = (0, 0) which means R1 disabled and R0 disabled. 309 1: (R1, R0) = (0, 1) which means R1 disabled and R0 enabled. 310 2: (R1, R0) = (1, 0) which means R1 enabled and R0 disabled. 311 3: (R1, R0) = (1, 1) which means R1 enabled and R0 enabled.
|
| A D | pinctrl-mt8195.yaml | 95 For pull down type is PUPD/R0/R1 type, it can add R1R0 define to 107 - description: mt8195 pull down PUPD/R0/R1 type define value. 135 For pull up type is PUPD/R0/R1 type, it can add R1R0 define to 148 - description: mt8195 pull up PUPD/R0/R1 type define value.
|
| /linux/arch/arm64/crypto/ |
| A D | poly1305-armv8.pl | 577 umull $ACC0,$IN23_0,${R0}[2] 760 umull2 $ACC2,$IN23_2,${R0} 764 umlal2 $ACC0,$IN23_0,${R0} 775 umlal2 $ACC1,$IN23_1,${R0} 778 umlal2 $ACC3,$IN23_3,${R0} 786 umlal2 $ACC4,$IN23_4,${R0} 800 umlal $ACC2,$IN01_2,${R0} 804 umlal $ACC0,$IN01_0,${R0} 813 umlal $ACC1,$IN01_1,${R0} 817 umlal $ACC3,$IN01_3,${R0} [all …]
|
| /linux/arch/sh/kernel/cpu/sh3/ |
| A D | swsusp.S | 59 ! BL=0: R7->R0 is bank0 65 ! BL=1: R7->R0 is bank1 80 ! BL=0: R7->R0 is bank0 105 ! BL=0: R7->R0 is bank0 112 ! BL=1: R7->R0 is bank1 119 ! BL=0: R7->R0 is bank0
|
| /linux/drivers/tty/serial/ |
| A D | pmac_zilog.c | 169 write_zsreg(uap, R0, RES_EXT_INT); in pmz_load_zsregs() 170 write_zsreg(uap, R0, RES_EXT_INT); in pmz_load_zsregs() 237 write_zsreg(uap, R0, ERR_RES); in pmz_receive_chars() 310 ch = read_zsreg(uap, R0); in pmz_receive_chars() 326 status = read_zsreg(uap, R0); in pmz_status_handle() 429 write_zsreg(uap, R0, RES_Tx_P); in pmz_transmit_chars() 512 status = read_zsreg(uap, R0); in pmz_peek_status() 584 status = read_zsreg(uap, R0); in pmz_get_mctrl() 621 status = read_zsreg(uap, R0); in pmz_start_tx() 851 write_zsreg(uap, R0, ERR_RES); in __pmz_startup() [all …]
|
| A D | zs.c | 324 status_a = read_zsreg(zport_a, R0); in zs_raw_get_ab_mctrl() 325 status_b = read_zsreg(zport_b, R0); in zs_raw_get_ab_mctrl() 421 write_zsreg(zport, R0, RES_Tx_P); in zs_raw_stop_tx() 498 write_zsreg(zport_a, R0, RES_EXT_INT); in zs_enable_ms() 572 write_zsreg(zport, R0, ERR_RES); in zs_receive_chars() 656 status = read_zsreg(zport, R0); in zs_status_handle() 693 write_zsreg(zport, R0, RES_EXT_INT); in zs_status_handle() 778 write_zsreg(zport, R0, ERR_RES); in zs_startup() 779 write_zsreg(zport, R0, RES_Tx_P); in zs_startup() 782 write_zsreg(zport, R0, RES_EXT_INT); in zs_startup() [all …]
|
| /linux/drivers/net/hamradio/ |
| A D | dmascc.c | 518 write_scc(priv, R0, RES_EXT_INT); in setup_adapter() 846 priv->rr0 = read_scc(priv, R0); in scc_open() 1005 write_scc(priv, R0, RES_EOM_L); in tx_on() 1042 write_scc(priv, R0, ERR_RES); in rx_on() 1158 write_scc(priv, R0, ERR_RES); in rx_isr() 1190 write_scc(priv, R0, ERR_RES); in special_condition() 1289 write_scc(priv, R0, RES_Tx_P); in tx_isr() 1300 write_scc(priv, R0, RES_EOM_L); in tx_isr() 1312 rr0 = read_scc(priv, R0); in es_isr() 1410 priv->rr0 = read_scc(priv, R0); in tm_isr() [all …]
|
| /linux/arch/sh/math-emu/ |
| A D | math.c | 50 #define R0 (regs->regs[0]) macro 160 MREAD(FRn, Rm + R0 + 4); in fmov_idx_reg() 162 MREAD(FRn, Rm + R0); in fmov_idx_reg() 164 MREAD(FRn, Rm + R0); in fmov_idx_reg() 210 MWRITE(FRm, Rn + R0 + 4); in fmov_reg_idx() 212 MWRITE(FRm, Rn + R0); in fmov_reg_idx() 214 MWRITE(FRm, Rn + R0); in fmov_reg_idx()
|
| /linux/drivers/net/wan/ |
| A D | z85230.c | 318 if (!(read_zsreg(c, R0) & 1)) in z8530_rx() 376 if (!(read_zsreg(c, R0) & 4)) in z8530_tx() 413 status = read_zsreg(chan, R0); in z8530_status() 514 status = read_zsreg(chan, R0); in z8530_dma_status() 615 u8 status = read_zsreg(chan, R0); in z8530_status_clear() 768 chk = read_zsreg(c, R0); in z8530_sync_close() 945 chk = read_zsreg(c, R0); in z8530_sync_dma_close() 1095 chk = read_zsreg(c, R0); in z8530_sync_txdma_close() 1173 if (read_zsreg(&dev->chanA, R0) & Tx_BUF_EMP) in do_z8530_init() 1290 c->status = read_zsreg(c, R0); in z8530_channel_load() [all …]
|
| /linux/tools/perf/arch/arm/tests/ |
| A D | regs_load.S | 4 #define R0 0x00 macro 41 str r0, [r0, #R0]
|
| /linux/arch/powerpc/mm/nohash/ |
| A D | tlb_low.S | 244 PPC_TLBILX_ALL(0,R0) 257 PPC_TLBILX_PID(0,R0) 309 PPC_TLBILX_PID(0,R0) 321 PPC_TLBILX_PID(0,R0) 328 PPC_TLBILX_ALL(0,R0)
|
| /linux/tools/perf/arch/powerpc/tests/ |
| A D | regs_load.S | 5 #define R0 0 macro 44 std 0, R0(3)
|
| /linux/drivers/gpu/drm/msm/disp/dpu1/ |
| A D | dpu_plane.c | 51 R0, enumerator 821 pstate[R0]->multirect_mode = DPU_SSPP_MULTIRECT_PARALLEL; in dpu_plane_validate_multirect_v2() 830 if (dst[R1].y1 >= dst[R0].y2 + buffer_lines || in dpu_plane_validate_multirect_v2() 831 dst[R0].y1 >= dst[R1].y2 + buffer_lines) { in dpu_plane_validate_multirect_v2() 832 pstate[R0]->multirect_mode = DPU_SSPP_MULTIRECT_TIME_MX; in dpu_plane_validate_multirect_v2() 837 drm_state[R0]->plane->base.id, in dpu_plane_validate_multirect_v2() 843 if (dpu_plane[R0]->is_virtual) { in dpu_plane_validate_multirect_v2() 844 pstate[R0]->multirect_index = DPU_SSPP_RECT_1; in dpu_plane_validate_multirect_v2() 847 pstate[R0]->multirect_index = DPU_SSPP_RECT_0; in dpu_plane_validate_multirect_v2() 851 DPU_DEBUG_PLANE(dpu_plane[R0], "R0: %d - %d\n", in dpu_plane_validate_multirect_v2() [all …]
|
| /linux/arch/arm/boot/dts/ |
| A D | ste-ux500-samsung-codina.dts | 6 * as "R0.0". There appears to be a "R0.4" variant with backlight on GPIO69, 209 * GPIO194 on R0.0, R0.4 does not use this at all, it 211 * (Line is pulled down on R0.4) 221 * GPIO68 is for R0.0, the board file talks about a TMO variant 222 * (R0.4) using GPIO69. 621 * This will make the resistor mounted in R0.0 pull up 623 * R0.4 variants, GPIO130 should be set in GPIO mode and
|
| /linux/Documentation/networking/ |
| A D | filter.rst | 768 R0 - rax 798 bpf_add R0, R7 845 bpf_mov R0, R1 1132 bpf_mov R0 = R2 1146 bpf_mov R0 = R6 1170 bpf_ld R0 = *(u32 *)(R6 + 8) 1498 R0 !read_ok 1585 R0=map_ptr R10=fp 1612 R0=map_ptr R10=fp 1616 from 5 to 8: R0=imm0 R10=fp [all …]
|