Home
last modified time | relevance | path

Searched refs:REG_OFFSET (Results 1 – 16 of 16) sorted by relevance

/linux/arch/mips/ar7/
A Dirq.c19 #define REG_OFFSET(irq, reg) ((irq) / 32 * 0x4 + reg * 0x10) macro
22 #define CR_OFFSET(irq) (REG_OFFSET(irq, 1)) /* 0x10 */
24 #define ESR_OFFSET(irq) (REG_OFFSET(irq, 2)) /* 0x20 */
26 #define ECR_OFFSET(irq) (REG_OFFSET(irq, 3)) /* 0x30 */
30 #define PM_OFFSET(irq) (REG_OFFSET(irq, 5)) /* 0x50 */
31 #define TM_OFFSET(irq) (REG_OFFSET(irq, 6)) /* 0x60 */
/linux/arch/arm/mach-ixp4xx/include/mach/
A Dplatform.h23 #define REG_OFFSET 0 macro
25 #define REG_OFFSET 3 macro
/linux/drivers/pinctrl/spear/
A Dpinctrl-plgpio.c26 #define REG_OFFSET(base, reg, pin) (base + reg + (pin / MAX_GPIO_PER_REG) \ macro
83 void __iomem *reg_off = REG_OFFSET(base, reg, pin); in is_plgpio_set()
92 void __iomem *reg_off = REG_OFFSET(base, reg, pin); in plgpio_reg_set()
101 void __iomem *reg_off = REG_OFFSET(base, reg, pin); in plgpio_reg_reset()
340 reg_off = REG_OFFSET(plgpio->base, plgpio->regs.eit, offset); in plgpio_irq_set_type()
/linux/drivers/gpu/drm/amd/display/dmub/src/
A Ddmub_dcn301.c41 #define DMUB_SR(reg) REG_OFFSET(reg),
A Ddmub_dcn302.c41 #define DMUB_SR(reg) REG_OFFSET(reg),
A Ddmub_dcn303.c23 #define DMUB_SR(reg) REG_OFFSET(reg),
A Ddmub_dcn21.c41 #define DMUB_SR(reg) REG_OFFSET(reg),
A Ddmub_reg.h37 #define REG_OFFSET(reg_name) (BASE(mm##reg_name##_BASE_IDX) + mm##reg_name) macro
A Ddmub_dcn30.c42 #define DMUB_SR(reg) REG_OFFSET(reg),
A Ddmub_dcn20.c42 #define DMUB_SR(reg) REG_OFFSET(reg),
/linux/arch/arm/mach-ixp4xx/
A Dgateway7001-setup.c61 .membase = (char *)IXP4XX_UART2_BASE_VIRT + REG_OFFSET,
A Dgoramo_mlr.c246 REG_OFFSET,
256 REG_OFFSET,
/linux/arch/riscv/kernel/
A Dtraps_misaligned.c128 #define REG_OFFSET(insn, pos) \ macro
132 (ulong *)((ulong)(regs) + REG_OFFSET(insn, pos))
/linux/sound/soc/sh/
A Dsiu_dai.c35 #define REG_OFFSET 0xc000 macro
763 info->reg = devm_ioremap(&pdev->dev, res->start + REG_OFFSET, in siu_probe()
764 resource_size(res) - REG_OFFSET); in siu_probe()
/linux/arch/riscv/kvm/
A Dvcpu_exit.c106 #define REG_OFFSET(insn, pos) \ macro
110 ((ulong *)((ulong)(regs) + REG_OFFSET(insn, pos)))
/linux/tools/testing/selftests/kvm/aarch64/
A Dvgic_init.c20 #define REG_OFFSET(vcpu, offset) (((uint64_t)vcpu << 32) | offset) macro
39 uint64_t attr = REG_OFFSET(vcpu, offset); in access_v3_redist_reg()

Completed in 25 milliseconds