Searched refs:SSCR1_RIE (Results 1 – 4 of 4) sorted by relevance
70 #define SSCR1_RIE BIT(0) /* Receive FIFO Interrupt Enable */ macro
57 | SSCR1_RIE /* RIE = 1; Receive FIFO interrupt enabled */
1740 drv_data->int_cr1 = SSCR1_TIE | SSCR1_RIE; in pxa2xx_spi_probe()1746 drv_data->int_cr1 = SSCR1_TIE | SSCR1_RIE | SSCR1_TINTE; in pxa2xx_spi_probe()
783 #define SSCR1_RIE 0x00000001 /* Receive FIFO 1/2-full or more */ macro
Completed in 19 milliseconds