Home
last modified time | relevance | path

Searched refs:Speed (Results 1 – 25 of 142) sorted by relevance

123456

/linux/arch/mips/boot/dts/brcm/
A Dbcm63268-comtrend-vr-3032u.dts31 /* GPHY0 Speed 0 */
37 /* GPHY0 Speed 1 */
87 /* EPHY0 Speed */
92 /* EPHY1 Speed */
97 /* EPHY2 Speed */
/linux/drivers/platform/x86/intel/speed_select_if/
A DKconfig1 menu "Intel Speed Select Technology interface support"
6 tristate "Intel(R) Speed Select Technology interface drivers"
8 This config enables the Intel(R) Speed Select Technology interface
16 Intel(R) Speed Select Technology features from the user space.
/linux/Documentation/admin-guide/pm/
A Dintel-speed-select.rst4 Intel(R) Speed Select Technology User Guide
67 Intel(R) Speed Select Technology
100 Intel(R) Speed Select Technology
125 Intel(R) Speed Select Technology
144 Intel(R) Speed Select Technology
173 Intel(R) Speed Select Technology
199 Intel(R) Speed Select Technology
244 Intel(R) Speed Select Technology
322 Intel(R) Speed Select Technology
350 Intel(R) Speed Select Technology
[all …]
/linux/Documentation/devicetree/bindings/phy/
A Dqcom,usb-hs-28nm.yaml7 title: Qualcomm Synopsys DesignWare Core 28nm High-Speed PHY
13 Qualcomm Low-Speed, Full-Speed, Hi-Speed 28nm USB PHY
A Dsocionext,uniphier-usb3ss-phy.yaml7 title: Socionext UniPhier USB3 Super-Speed (SS) PHY
12 Although the controller includes High-Speed PHY and Super-Speed PHY,
13 this describes about Super-Speed PHY.
A Dsocionext,uniphier-usb3hs-phy.yaml7 title: Socionext UniPhier USB3 High-Speed (HS) PHY
12 Although the controller includes High-Speed PHY and Super-Speed PHY,
13 this describes about High-Speed PHY.
A Dphy-tegra194-p2u.txt3 Tegra194 has two PHY bricks namely HSIO (High Speed IO) and NVHS (NVIDIA High
4 Speed) each interfacing with 12 and 8 P2U instances respectively.
A Dqcom,usb-snps-femto-v2.yaml7 title: Qualcomm Synopsys Femto High-Speed USB PHY V2
13 Qualcomm High-Speed USB PHY
A Dphy-stm32-usbphyc.yaml11 The STM32 USBPHYC block contains a dual port High Speed UTMI+ PHY and a UTMI
86 # all optional parameters to tune the interface of the PHY (HS for High-Speed, FS for Full-
87 # Speed, LS for Low-Speed)
/linux/drivers/phy/qualcomm/
A DKconfig89 tristate "Qualcomm 28nm High-Speed PHY"
95 High-Speed PHY driver. This driver supports the Hi-Speed PHY which
100 tristate "Qualcomm USB Super-Speed PHY driver"
105 Enable this to support the Super-Speed USB transceiver on various
/linux/Documentation/networking/device_drivers/ethernet/intel/
A De1000.rst15 - Speed and Duplex Configuration
40 For more information about the AutoNeg, Duplex, and Speed
41 parameters, see the "Speed and Duplex Configuration" section in
58 advertised by the adapter. When this parameter is used, the Speed and
62 Refer to the Speed and Duplex section of this readme for more
243 Speed section in Command Line Parameters
254 speed. Duplex should also be set when Speed is set to either 10 or 100.
335 Speed and Duplex Configuration
339 These keywords are Speed, Duplex, and AutoNeg.
353 - If Speed = 10 or 100, then both Speed and Duplex should be set. Auto-
[all …]
/linux/drivers/net/ethernet/altera/
A DKconfig3 tristate "Altera Triple-Speed Ethernet MAC support"
7 This driver supports the Altera Triple-Speed (TSE) Ethernet MAC.
/linux/Documentation/sound/cards/
A Dhdspm.rst29 * Single Speed -- 1..64 channels
37 * Double Speed -- 1..32 channels
46 * Quad Speed -- 1..16 channels
58 Single Speed -- 32000, 44100, 48000
60 Double Speed -- 64000, 88200, 96000 (untested)
62 Quad Speed -- 128000, 176400, 192000 (untested)
148 Speed-mode or Slave (Autosync). Also see "Preferred Sync Ref"
/linux/drivers/dma/mediatek/
A DKconfig4 tristate "MediaTek High-Speed DMA controller support"
9 Enable support for High-Speed DMA controller on MediaTek
/linux/drivers/net/ethernet/oki-semi/pch_gbe/
A Dpch_gbe_param.c43 static int Speed = OPTION_UNSET; variable
44 module_param(Speed, int, 0);
45 MODULE_PARM_DESC(Speed, "Speed setting");
285 speed = Speed; in pch_gbe_check_copper_options()
/linux/Documentation/devicetree/bindings/usb/
A Dti,hd3ss3220.yaml36 description: Super Speed (SS) MUX inputs connected to SS capable connector.
40 description: Output of 2:1 MUX connected to Super Speed (SS) data bus.
A Drenesas,usb3-peri.yaml66 description: High Speed (HS) data bus.
70 description: Super Speed (SS) data bus.
A Dusb251xb.txt1 Microchip USB 2.0 Hi-Speed Hub Controller
4 Hi-Speed Controller.
26 - disable-hi-speed : disable USB Hi-Speed support (boolean)
A Dusb4604.txt1 SMSC USB4604 High-Speed Hub Controller
/linux/Documentation/devicetree/bindings/i2c/
A Di2c-exynos5.txt1 * Samsung's High Speed I2C controller
3 The Samsung's High Speed I2C controller is used to interface with I2C devices
/linux/Documentation/driver-api/
A Dhsi.rst1 High Speed Synchronous Serial Interface (HSI)
7 High Speed Syncronous Interface (HSI) is a fullduplex, low latency protocol,
/linux/Documentation/devicetree/bindings/serial/
A Dnxp-lpc32xx-hsuart.txt1 * NXP LPC32xx SoC High Speed UART
/linux/drivers/phy/xilinx/
A DKconfig12 Enable this to support ZynqMP High Speed Gigabit Transceiver
/linux/Documentation/scsi/
A Dbnx2fc.rst62 Speed: 10 Gbit
63 Supported Speed: 10 Gbit
/linux/Documentation/networking/device_drivers/ethernet/altera/
A Daltera_tse.rst6 Altera Triple-Speed Ethernet MAC driver
11 This is the driver for the Altera Triple-Speed Ethernet (TSE) controllers
24 The Triple-Speed Ethernet, SGDMA, and MSGDMA components are all soft IP
31 Triple-Speed Ethernet instance is using an SGDMA or MSGDMA component. The
61 Altera Triple-Speed Ethernet MAC support (ALTERA_TSE)
154 - Altera Triple Speed Ethernet User Guide, found at http://www.altera.com

Completed in 32 milliseconds

123456