Home
last modified time | relevance | path

Searched refs:aeqe (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/infiniband/hw/hns/
A Dhns_roce_hw_v1.c3716 struct hns_roce_aeqe *aeqe, in hns_roce_v1_local_wq_access_err_handle() argument
3751 struct hns_roce_aeqe *aeqe, in hns_roce_v1_qp_err_handle() argument
3786 struct hns_roce_aeqe *aeqe, in hns_roce_v1_cq_err_handle() argument
3814 struct hns_roce_aeqe *aeqe) in hns_roce_v1_db_overflow_handle() argument
3864 struct hns_roce_aeqe *aeqe; in hns_roce_v1_aeq_int() local
3868 while ((aeqe = next_aeqe_sw_v1(eq))) { in hns_roce_v1_aeq_int()
3875 aeqe, in hns_roce_v1_aeq_int()
3876 roce_get_field(aeqe->asyn, in hns_roce_v1_aeq_int()
3879 event_type = roce_get_field(aeqe->asyn, in hns_roce_v1_aeq_int()
3915 le16_to_cpu(aeqe->event.cmd.token), in hns_roce_v1_aeq_int()
[all …]
A Dhns_roce_hw_v2.c5665 struct hns_roce_aeqe *aeqe; in next_aeqe_sw_v2() local
5667 aeqe = hns_roce_buf_offset(eq->mtr.kmem, in next_aeqe_sw_v2()
5672 !!(eq->cons_index & eq->entries)) ? aeqe : NULL; in next_aeqe_sw_v2()
5679 struct hns_roce_aeqe *aeqe = next_aeqe_sw_v2(eq); in hns_roce_v2_aeq_int() local
5685 while (aeqe) { in hns_roce_v2_aeq_int()
5691 event_type = roce_get_field(aeqe->asyn, in hns_roce_v2_aeq_int()
5694 sub_type = roce_get_field(aeqe->asyn, in hns_roce_v2_aeq_int()
5724 le16_to_cpu(aeqe->event.cmd.token), in hns_roce_v2_aeq_int()
5725 aeqe->event.cmd.status, in hns_roce_v2_aeq_int()
5726 le64_to_cpu(aeqe->event.cmd.out_param)); in hns_roce_v2_aeq_int()
[all …]
/linux/drivers/net/ethernet/huawei/hinic/
A Dhinic_hw_eqs.c594 struct hinic_aeq_elem *aeqe; in aeq_elements_init() local
598 aeqe = GET_AEQ_ELEM(eq, i); in aeq_elements_init()
599 aeqe->desc = cpu_to_be32(init_val); in aeq_elements_init()
/linux/drivers/infiniband/hw/bnxt_re/
A Dmain.c871 void *aeqe, void *obj) in bnxt_re_aeq_handler() argument
878 type = ((struct creq_base *)aeqe)->type; in bnxt_re_aeq_handler()
880 unaffi_async = aeqe; in bnxt_re_aeq_handler()
883 affi_async = aeqe; in bnxt_re_aeq_handler()
/linux/drivers/crypto/hisilicon/
A Dqm.c90 #define QM_AEQE_PHASE(aeqe) ((le32_to_cpu((aeqe)->dw0) >> 16) & 0x1) argument
905 struct qm_aeqe *aeqe = qm->aeqe + qm->status.aeq_head; in qm_aeq_irq() local
912 while (QM_AEQE_PHASE(aeqe) == qm->status.aeqc_phase) { in qm_aeq_irq()
913 type = le32_to_cpu(aeqe->dw0) >> QM_AEQE_TYPE_SHIFT; in qm_aeq_irq()
923 aeqe = qm->aeqe; in qm_aeq_irq()
926 aeqe++; in qm_aeq_irq()
1805 } else if (qm->aeqe && !strcmp(name, "AEQE")) { in qm_eq_aeq_dump()
1806 xeqe = qm->aeqe + xeqe_id; in qm_eq_aeq_dump()
5781 QM_INIT_BUF(qm, aeqe, QM_Q_DEPTH); in hisi_qm_memory_init()
A Dqm.h238 struct qm_aeqe *aeqe; member
/linux/drivers/infiniband/hw/irdma/
A Dctrl.c4002 __le64 *aeqe; in irdma_sc_get_next_aeqe() local
4007 aeqe = IRDMA_GET_CURRENT_AEQ_ELEM(aeq); in irdma_sc_get_next_aeqe()
4008 get_64bit_val(aeqe, 0, &compl_ctx); in irdma_sc_get_next_aeqe()
4009 get_64bit_val(aeqe, 8, &temp); in irdma_sc_get_next_aeqe()
4016 aeqe, 16, false); in irdma_sc_get_next_aeqe()

Completed in 60 milliseconds