Home
last modified time | relevance | path

Searched refs:bottom_pipe (Results 1 – 16 of 16) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/basics/
A Ddc_common.c56 if (pipe_ctx->bottom_pipe && is_lower_pipe_tree_visible(pipe_ctx->bottom_pipe)) in is_lower_pipe_tree_visible()
76 if (pipe_ctx->bottom_pipe && is_lower_pipe_tree_visible(pipe_ctx->bottom_pipe)) in is_pipe_tree_visible()
/linux/drivers/gpu/drm/amd/display/dc/dcn30/
A Ddcn30_resource.c1788 sec_pipe->bottom_pipe = pri_pipe->bottom_pipe->next_odm_pipe; in dcn30_split_stream_for_mpc_or_odm()
1806 sec_pipe->bottom_pipe = pri_pipe->bottom_pipe; in dcn30_split_stream_for_mpc_or_odm()
1978 struct pipe_ctx *bottom_pipe = pipe->bottom_pipe; in dcn30_internal_validate_bw() local
1980 top_pipe->bottom_pipe = bottom_pipe; in dcn30_internal_validate_bw()
1981 if (bottom_pipe) in dcn30_internal_validate_bw()
2019 if (split[i] == 4 && old_pipe->bottom_pipe && old_pipe->bottom_pipe->bottom_pipe && in dcn30_internal_validate_bw()
2021 old_index = old_pipe->bottom_pipe->bottom_pipe->pipe_idx; in dcn30_internal_validate_bw()
2062 else if (!odm && old_pipe->bottom_pipe && old_pipe->bottom_pipe->bottom_pipe && in dcn30_internal_validate_bw()
2063 old_pipe->bottom_pipe->bottom_pipe->bottom_pipe && in dcn30_internal_validate_bw()
2064 old_pipe->bottom_pipe->bottom_pipe->bottom_pipe->plane_state == old_pipe->plane_state) in dcn30_internal_validate_bw()
[all …]
A Ddcn30_hwseq.c997 for (mpcc_pipe = pipe_ctx->bottom_pipe; mpcc_pipe; mpcc_pipe = mpcc_pipe->bottom_pipe) in dcn30_set_disp_pattern_generator()
1004 for (mpcc_pipe = pipe_ctx->bottom_pipe; mpcc_pipe; mpcc_pipe = mpcc_pipe->bottom_pipe) in dcn30_set_disp_pattern_generator()
/linux/drivers/gpu/drm/amd/display/dc/calcs/
A Ddcn_calcs.c314 } else if (pipe->bottom_pipe != NULL && pipe->bottom_pipe->plane_state == pipe->plane_state) { in pipe_ctx_to_e2e_pipe_params()
543 if (primary_pipe->bottom_pipe) { in split_stream_across_pipes()
544 ASSERT(primary_pipe->bottom_pipe != secondary_pipe); in split_stream_across_pipes()
545 secondary_pipe->bottom_pipe = primary_pipe->bottom_pipe; in split_stream_across_pipes()
548 primary_pipe->bottom_pipe = secondary_pipe; in split_stream_across_pipes()
965 if (pipe->bottom_pipe && pipe->bottom_pipe->plane_state == pipe->plane_state) { in dcn_validate_bandwidth()
1254 struct pipe_ctx *hsplit_pipe = pipe->bottom_pipe; in dcn_validate_bandwidth()
1288 pipe->bottom_pipe = hsplit_pipe->bottom_pipe; in dcn_validate_bandwidth()
1289 if (hsplit_pipe->bottom_pipe) in dcn_validate_bandwidth()
1290 hsplit_pipe->bottom_pipe->top_pipe = pipe; in dcn_validate_bandwidth()
[all …]
A Ddce_calcs.c2805 if (!pipe[i].stream || !pipe[i].bottom_pipe) in populate_initial_data()
2882 …data->src_height[num_displays * 2 + j] = bw_int_to_fixed(pipe[i].bottom_pipe->plane_res.scl_data.v… in populate_initial_data()
2883 …data->src_width[num_displays * 2 + j] = bw_int_to_fixed(pipe[i].bottom_pipe->plane_res.scl_data.vi… in populate_initial_data()
2885 pipe[i].bottom_pipe->plane_state->plane_size.surface_pitch); in populate_initial_data()
2886 …data->h_taps[num_displays * 2 + j] = bw_int_to_fixed(pipe[i].bottom_pipe->plane_res.scl_data.taps.… in populate_initial_data()
2887 …data->v_taps[num_displays * 2 + j] = bw_int_to_fixed(pipe[i].bottom_pipe->plane_res.scl_data.taps.… in populate_initial_data()
2889 pipe[i].bottom_pipe->plane_res.scl_data.ratios.horz.value); in populate_initial_data()
2891 pipe[i].bottom_pipe->plane_res.scl_data.ratios.vert.value); in populate_initial_data()
2892 switch (pipe[i].bottom_pipe->plane_state->rotation) { in populate_initial_data()
2917 if (!pipe[i].stream || pipe[i].bottom_pipe) in populate_initial_data()
/linux/drivers/gpu/drm/amd/display/dc/core/
A Ddc_resource.c693 struct pipe_ctx *other_pipe = pipe->bottom_pipe; in get_num_mpc_splits()
697 other_pipe = other_pipe->bottom_pipe; in get_num_mpc_splits()
1301 tail_pipe = head_pipe->bottom_pipe; in resource_get_tail_pipe()
1305 tail_pipe = tail_pipe->bottom_pipe; in resource_get_tail_pipe()
1358 split_pipe->top_pipe->bottom_pipe = split_pipe->bottom_pipe; in acquire_first_split_pipe()
1359 if (split_pipe->bottom_pipe) in acquire_first_split_pipe()
1447 tail_pipe->bottom_pipe = free_pipe; in dc_add_plane_to_context()
1494 pipe_ctx->top_pipe->bottom_pipe = pipe_ctx->bottom_pipe; in dc_remove_plane_from_context()
1500 if (pipe_ctx->bottom_pipe && pipe_ctx->top_pipe) in dc_remove_plane_from_context()
2690 if (cur_pipe->bottom_pipe) in dc_resource_state_copy_construct()
[all …]
A Ddc_hw_sequencer.c415 while (bottom_pipe_ctx->bottom_pipe != NULL) in get_surface_tile_visual_confirm_color()
416 bottom_pipe_ctx = bottom_pipe_ctx->bottom_pipe; in get_surface_tile_visual_confirm_color()
A Ddc.c1992 if (cur_pipe->bottom_pipe) in dc_copy_state()
1993 cur_pipe->bottom_pipe = &new_ctx->res_ctx.pipe_ctx[cur_pipe->bottom_pipe->pipe_idx]; in dc_copy_state()
2866 for (mpcc_pipe = top_pipe_to_program; mpcc_pipe; mpcc_pipe = mpcc_pipe->bottom_pipe) in commit_planes_for_stream()
3086 if (pipe_ctx->bottom_pipe || pipe_ctx->next_odm_pipe || in commit_planes_for_stream()
/linux/drivers/gpu/drm/amd/display/dc/dcn20/
A Ddcn20_resource.c1912 if (prev_odm_pipe->bottom_pipe && prev_odm_pipe->bottom_pipe->next_odm_pipe) { in dcn20_split_stream_for_odm()
1914 next_odm_pipe->bottom_pipe = prev_odm_pipe->bottom_pipe->next_odm_pipe; in dcn20_split_stream_for_odm()
1989 if (primary_pipe->bottom_pipe && primary_pipe->bottom_pipe != secondary_pipe) { in dcn20_split_stream_for_mpc()
1990 ASSERT(!secondary_pipe->bottom_pipe); in dcn20_split_stream_for_mpc()
1991 secondary_pipe->bottom_pipe = primary_pipe->bottom_pipe; in dcn20_split_stream_for_mpc()
2316 split_pipe = split_pipe->bottom_pipe; in dcn20_populate_dml_pipes_from_context()
2604 odm_pipe->bottom_pipe = NULL; in dcn20_merge_pipes_for_validate()
2626 pipe->bottom_pipe = hsplit_pipe->bottom_pipe; in dcn20_merge_pipes_for_validate()
2627 if (hsplit_pipe->bottom_pipe) in dcn20_merge_pipes_for_validate()
2632 hsplit_pipe->bottom_pipe = NULL; in dcn20_merge_pipes_for_validate()
[all …]
A Ddcn20_hwseq.c600 pipe_ctx->bottom_pipe = NULL; in dcn20_plane_atomic_disable()
1182 temp_pipe = pipe->bottom_pipe; in dcn20_pipe_control_lock()
1186 temp_pipe = temp_pipe->bottom_pipe; in dcn20_pipe_control_lock()
1206 temp_pipe = temp_pipe->bottom_pipe; in dcn20_pipe_control_lock()
1213 if (lock && (pipe->bottom_pipe != NULL || !flip_immediate)) in dcn20_pipe_control_lock()
1221 temp_pipe = pipe->bottom_pipe; in dcn20_pipe_control_lock()
1225 temp_pipe = temp_pipe->bottom_pipe; in dcn20_pipe_control_lock()
1727 pipe = pipe->bottom_pipe; in dcn20_program_front_end_for_ctx()
1783 for (mpcc_pipe = pipe->bottom_pipe; mpcc_pipe; mpcc_pipe = mpcc_pipe->bottom_pipe) in dcn20_post_unlock_program_front_end()
/linux/drivers/gpu/drm/amd/display/dc/inc/
A Dcore_types.h372 struct pipe_ctx *bottom_pipe; member
/linux/drivers/gpu/drm/amd/display/dc/dce110/
A Ddce110_hw_sequencer.c1647 pipe_ctx->plane_res.scl_data.lb_params.alpha_en = pipe_ctx->bottom_pipe != 0;
2433 if (pipe_ctx->bottom_pipe) {
2436 ASSERT(pipe_ctx->bottom_pipe->bottom_pipe == NULL);
2438 if (pipe_ctx->bottom_pipe->plane_state->visible) {
2785 pipe_ctx->plane_res.scl_data.lb_params.alpha_en = pipe_ctx->bottom_pipe != 0;
/linux/drivers/gpu/drm/amd/display/dc/dce60/
A Ddce60_hw_sequencer.c312 pipe_ctx->plane_res.scl_data.lb_params.alpha_en = pipe_ctx->bottom_pipe != 0; in dce60_program_front_end_for_pipe()
/linux/drivers/gpu/drm/amd/display/dc/dcn10/
A Ddcn10_hw_sequencer.c1239 pipe_ctx->bottom_pipe = NULL; in dcn10_plane_atomic_disable()
2523 bool per_pixel_alpha = pipe_ctx->plane_state->per_pixel_alpha && pipe_ctx->bottom_pipe; in dcn10_update_mpcc()
2596 pipe_ctx->plane_state->per_pixel_alpha && pipe_ctx->bottom_pipe; in update_scaler()
3308 (pipe_ctx->bottom_pipe != NULL); in dcn10_set_cursor_position()
3422 if (pipe_ctx->bottom_pipe) { in dcn10_set_cursor_position()
3424 pipe_ctx->bottom_pipe->plane_res.scl_data.viewport.y; in dcn10_set_cursor_position()
/linux/drivers/gpu/drm/amd/display/dc/dcn201/
A Ddcn201_hwseq.c439 bool per_pixel_alpha = pipe_ctx->plane_state->per_pixel_alpha && pipe_ctx->bottom_pipe; in dcn201_update_mpcc()
/linux/drivers/gpu/drm/amd/display/dc/dcn21/
A Ddcn21_resource.c1237 struct pipe_ctx *mpo_pipe = pipe->bottom_pipe; in dcn21_fast_validate_bw()
1261 struct pipe_ctx *hsplit_pipe = pipe->bottom_pipe; in dcn21_fast_validate_bw()

Completed in 88 milliseconds