Searched refs:cw1 (Results 1 – 8 of 8) sorted by relevance
| /linux/drivers/gpu/drm/amd/display/dmub/src/ |
| A D | dmub_dcn30.c | 89 const struct dmub_window *cw1) in dmub_dcn30_backdoor_load() argument
109 dmub_dcn30_translate_addr(&cw1->offset, fb_base, fb_offset, &offset); in dmub_dcn30_backdoor_load()
113 REG_WRITE(DMCUB_REGION3_CW1_BASE_ADDRESS, cw1->region.base); in dmub_dcn30_backdoor_load()
115 DMCUB_REGION3_CW1_TOP_ADDRESS, cw1->region.top, in dmub_dcn30_backdoor_load()
|
| A D | dmub_dcn20.c | 156 const struct dmub_window *cw1) in dmub_dcn20_backdoor_load() argument
176 dmub_dcn20_translate_addr(&cw1->offset, fb_base, fb_offset, &offset); in dmub_dcn20_backdoor_load()
180 REG_WRITE(DMCUB_REGION3_CW1_BASE_ADDRESS, cw1->region.base); in dmub_dcn20_backdoor_load()
182 DMCUB_REGION3_CW1_TOP_ADDRESS, cw1->region.top, in dmub_dcn20_backdoor_load()
|
| A D | dmub_dcn31.c | 145 const struct dmub_window *cw1) in dmub_dcn31_backdoor_load() argument
163 dmub_dcn31_translate_addr(&cw1->offset, fb_base, fb_offset, &offset); in dmub_dcn31_backdoor_load()
167 REG_WRITE(DMCUB_REGION3_CW1_BASE_ADDRESS, cw1->region.base); in dmub_dcn31_backdoor_load()
169 DMCUB_REGION3_CW1_TOP_ADDRESS, cw1->region.top, in dmub_dcn31_backdoor_load()
|
| A D | dmub_srv.c | 457 struct dmub_window cw0, cw1, cw2, cw3, cw4, cw5, cw6; in dmub_srv_hw_init() local
480 cw1.offset.quad_part = stack_fb->gpu_addr; in dmub_srv_hw_init()
481 cw1.region.base = DMUB_CW1_BASE; in dmub_srv_hw_init()
482 cw1.region.top = cw1.region.base + stack_fb->size - 1; in dmub_srv_hw_init()
491 dmub->hw_funcs.backdoor_load(dmub, &cw0, &cw1); in dmub_srv_hw_init()
|
| A D | dmub_dcn30.h | 39 const struct dmub_window *cw1);
|
| A D | dmub_dcn20.h | 193 const struct dmub_window *cw1);
|
| A D | dmub_dcn31.h | 194 const struct dmub_window *cw1);
|
| /linux/drivers/gpu/drm/amd/display/dmub/ |
| A D | dmub_srv.h | 306 const struct dmub_window *cw1);
|
Completed in 87 milliseconds