Searched refs:cw6 (Results 1 – 8 of 8) sorted by relevance
| /linux/drivers/gpu/drm/amd/display/dmub/src/ |
| A D | dmub_dcn30.c | 127 const struct dmub_window *cw6) in dmub_dcn30_setup_windows() argument
193 offset = cw6->offset; in dmub_dcn30_setup_windows()
197 REG_WRITE(DMCUB_REGION3_CW6_BASE_ADDRESS, cw6->region.base); in dmub_dcn30_setup_windows()
199 DMCUB_REGION3_CW6_TOP_ADDRESS, cw6->region.top, in dmub_dcn30_setup_windows()
|
| A D | dmub_dcn20.c | 194 const struct dmub_window *cw6) in dmub_dcn20_setup_windows() argument
263 dmub_dcn20_translate_addr(&cw6->offset, fb_base, fb_offset, &offset); in dmub_dcn20_setup_windows()
267 REG_WRITE(DMCUB_REGION3_CW6_BASE_ADDRESS, cw6->region.base); in dmub_dcn20_setup_windows()
269 DMCUB_REGION3_CW6_TOP_ADDRESS, cw6->region.top, in dmub_dcn20_setup_windows()
|
| A D | dmub_dcn31.c | 181 const struct dmub_window *cw6) in dmub_dcn31_setup_windows() argument
219 offset = cw6->offset; in dmub_dcn31_setup_windows()
223 REG_WRITE(DMCUB_REGION3_CW6_BASE_ADDRESS, cw6->region.base); in dmub_dcn31_setup_windows()
225 DMCUB_REGION3_CW6_TOP_ADDRESS, cw6->region.top, in dmub_dcn31_setup_windows()
|
| A D | dmub_srv.c | 457 struct dmub_window cw0, cw1, cw2, cw3, cw4, cw5, cw6; in dmub_srv_hw_init() local
525 cw6.offset.quad_part = fw_state_fb->gpu_addr; in dmub_srv_hw_init()
526 cw6.region.base = DMUB_CW6_BASE; in dmub_srv_hw_init()
527 cw6.region.top = cw6.region.base + fw_state_fb->size; in dmub_srv_hw_init()
534 dmub->hw_funcs.setup_windows(dmub, &cw2, &cw3, &cw4, &cw5, &cw6); in dmub_srv_hw_init()
|
| A D | dmub_dcn30.h | 46 const struct dmub_window *cw6);
|
| A D | dmub_dcn20.h | 200 const struct dmub_window *cw6);
|
| A D | dmub_dcn31.h | 201 const struct dmub_window *cw6);
|
| /linux/drivers/gpu/drm/amd/display/dmub/ |
| A D | dmub_srv.h | 313 const struct dmub_window *cw6);
|
Completed in 17 milliseconds