Home
last modified time | relevance | path

Searched refs:ddr_pll (Results 1 – 4 of 4) sorted by relevance

/linux/arch/mips/ath79/
A Dclock.c239 u32 cpu_pll, ddr_pll; in ar934x_clocks_init() local
317 cpu_rate = ddr_pll / (postdiv + 1); in ar934x_clocks_init()
325 ddr_rate = ddr_pll / (postdiv + 1); in ar934x_clocks_init()
335 ahb_rate = ddr_pll / (postdiv + 1); in ar934x_clocks_init()
357 u32 cpu_pll, ddr_pll; in qca953x_clocks_init() local
392 ddr_pll = nint * ref_rate / ref_div; in qca953x_clocks_init()
394 ddr_pll /= (1 << out_div); in qca953x_clocks_init()
440 u32 cpu_pll, ddr_pll; in qca955x_clocks_init() local
477 ddr_pll /= (1 << out_div); in qca955x_clocks_init()
523 u32 cpu_pll, ddr_pll; in qca956x_clocks_init() local
[all …]
/linux/Documentation/devicetree/bindings/clock/
A Damlogic,meson8b-clkc.txt17 * "ddr_pll": the DDR PLL clock
/linux/arch/arm/boot/dts/
A Dmeson8.dtsi614 clock-names = "xtal", "ddr_pll";
A Dmeson8b.dtsi592 clock-names = "xtal", "ddr_pll";

Completed in 12 milliseconds