| /linux/drivers/gpu/drm/amd/amdgpu/ |
| A D | amdgpu_gfx.c | 298 struct amdgpu_kiq *kiq = &adev->gfx.kiq; in amdgpu_gfx_kiq_init_ring() local 330 struct amdgpu_kiq *kiq = &adev->gfx.kiq; in amdgpu_gfx_kiq_fini() local 332 amdgpu_bo_free_kernel(&kiq->eop_obj, &kiq->eop_gpu_addr, NULL); in amdgpu_gfx_kiq_fini() 340 struct amdgpu_kiq *kiq = &adev->gfx.kiq; in amdgpu_gfx_kiq_init() local 369 ring = &adev->gfx.kiq.ring; in amdgpu_gfx_mqd_sw_init() 465 struct amdgpu_kiq *kiq = &adev->gfx.kiq; in amdgpu_gfx_disable_kcq() local 469 if (!kiq->pmf || !kiq->pmf->kiq_unmap_queues) in amdgpu_gfx_disable_kcq() 503 struct amdgpu_kiq *kiq = &adev->gfx.kiq; in amdgpu_gfx_enable_kcq() local 508 if (!kiq->pmf || !kiq->pmf->kiq_map_queues || !kiq->pmf->kiq_set_resources) in amdgpu_gfx_enable_kcq() 730 struct amdgpu_kiq *kiq = &adev->gfx.kiq; in amdgpu_kiq_rreg() local [all …]
|
| A D | gmc_v10_0.c | 329 if (adev->gfx.kiq.ring.sched.ready && in gmc_v10_0_flush_gpu_tlb() 417 struct amdgpu_ring *ring = &adev->gfx.kiq.ring; in gmc_v10_0_flush_gpu_tlb_pasid() 418 struct amdgpu_kiq *kiq = &adev->gfx.kiq; in gmc_v10_0_flush_gpu_tlb_pasid() local 421 spin_lock(&adev->gfx.kiq.ring_lock); in gmc_v10_0_flush_gpu_tlb_pasid() 423 amdgpu_ring_alloc(ring, kiq->pmf->invalidate_tlbs_size + 8); in gmc_v10_0_flush_gpu_tlb_pasid() 424 kiq->pmf->kiq_invalidate_tlbs(ring, in gmc_v10_0_flush_gpu_tlb_pasid() 429 spin_unlock(&adev->gfx.kiq.ring_lock); in gmc_v10_0_flush_gpu_tlb_pasid() 434 spin_unlock(&adev->gfx.kiq.ring_lock); in gmc_v10_0_flush_gpu_tlb_pasid()
|
| A D | gmc_v9_0.c | 767 if (adev->gfx.kiq.ring.sched.ready && in gmc_v9_0_flush_gpu_tlb() 865 struct amdgpu_ring *ring = &adev->gfx.kiq.ring; in gmc_v9_0_flush_gpu_tlb_pasid() 866 struct amdgpu_kiq *kiq = &adev->gfx.kiq; in gmc_v9_0_flush_gpu_tlb_pasid() local 881 unsigned int ndw = kiq->pmf->invalidate_tlbs_size + 8; in gmc_v9_0_flush_gpu_tlb_pasid() 884 ndw += kiq->pmf->invalidate_tlbs_size; in gmc_v9_0_flush_gpu_tlb_pasid() 886 spin_lock(&adev->gfx.kiq.ring_lock); in gmc_v9_0_flush_gpu_tlb_pasid() 890 kiq->pmf->kiq_invalidate_tlbs(ring, in gmc_v9_0_flush_gpu_tlb_pasid() 892 kiq->pmf->kiq_invalidate_tlbs(ring, in gmc_v9_0_flush_gpu_tlb_pasid() 897 spin_unlock(&adev->gfx.kiq.ring_lock); in gmc_v9_0_flush_gpu_tlb_pasid() 903 spin_unlock(&adev->gfx.kiq.ring_lock); in gmc_v9_0_flush_gpu_tlb_pasid()
|
| A D | amdgpu_virt.c | 68 struct amdgpu_kiq *kiq = &adev->gfx.kiq; in amdgpu_virt_kiq_reg_write_reg_wait() local 69 struct amdgpu_ring *ring = &kiq->ring; in amdgpu_virt_kiq_reg_write_reg_wait() 74 spin_lock_irqsave(&kiq->ring_lock, flags); in amdgpu_virt_kiq_reg_write_reg_wait() 83 spin_unlock_irqrestore(&kiq->ring_lock, flags); in amdgpu_virt_kiq_reg_write_reg_wait() 105 spin_unlock_irqrestore(&kiq->ring_lock, flags); in amdgpu_virt_kiq_reg_write_reg_wait()
|
| A D | mes_v10_1.c | 789 struct amdgpu_kiq *kiq = &adev->gfx.kiq; 790 struct amdgpu_ring *kiq_ring = &adev->gfx.kiq.ring; 793 if (!kiq->pmf || !kiq->pmf->kiq_map_queues) 796 r = amdgpu_ring_alloc(kiq_ring, kiq->pmf->map_queues_size); 802 kiq->pmf->kiq_map_queues(kiq_ring, &adev->mes.ring);
|
| A D | amdgpu_amdkfd_gfx_v10.c | 309 struct amdgpu_ring *kiq_ring = &adev->gfx.kiq.ring; in kgd_hiq_mqd_load() 324 spin_lock(&adev->gfx.kiq.ring_lock); in kgd_hiq_mqd_load() 351 spin_unlock(&adev->gfx.kiq.ring_lock); in kgd_hiq_mqd_load()
|
| A D | gfx_v10_0.c | 4796 struct amdgpu_kiq *kiq; in gfx_v10_0_sw_init() local 4837 &adev->gfx.kiq.irq); in gfx_v10_0_sw_init() 4921 kiq = &adev->gfx.kiq; in gfx_v10_0_sw_init() 4922 r = amdgpu_gfx_kiq_init_ring(adev, &kiq->ring, &kiq->irq); in gfx_v10_0_sw_init() 6776 struct amdgpu_kiq *kiq = &adev->gfx.kiq; in gfx_v10_0_kiq_enable_kgq() local 6780 if (!kiq->pmf || !kiq->pmf->kiq_map_queues) in gfx_v10_0_kiq_enable_kgq() 7171 ring = &adev->gfx.kiq.ring; in gfx_v10_0_kiq_resume() 7522 struct amdgpu_kiq *kiq = &adev->gfx.kiq; in gfx_v10_0_kiq_disable_kgq() local 7526 if (!kiq->pmf || !kiq->pmf->kiq_unmap_queues) in gfx_v10_0_kiq_disable_kgq() 8806 struct amdgpu_kiq *kiq = &adev->gfx.kiq; in gfx_v10_0_ring_preempt_ib() local [all …]
|
| A D | amdgpu_amdkfd_gfx_v9.c | 321 struct amdgpu_ring *kiq_ring = &adev->gfx.kiq.ring; in kgd_gfx_v9_hiq_mqd_load() 336 spin_lock(&adev->gfx.kiq.ring_lock); in kgd_gfx_v9_hiq_mqd_load() 363 spin_unlock(&adev->gfx.kiq.ring_lock); in kgd_gfx_v9_hiq_mqd_load()
|
| A D | amdgpu_doorbell.h | 42 uint32_t kiq; member
|
| A D | vega10_reg_init.c | 60 adev->doorbell_index.kiq = AMDGPU_DOORBELL64_KIQ; in vega10_doorbell_index_init()
|
| A D | amdgpu_amdkfd_gfx_v10_3.c | 294 struct amdgpu_ring *kiq_ring = &adev->gfx.kiq.ring; in hiq_mqd_load_v10_3() 309 spin_lock(&adev->gfx.kiq.ring_lock); in hiq_mqd_load_v10_3() 336 spin_unlock(&adev->gfx.kiq.ring_lock); in hiq_mqd_load_v10_3()
|
| A D | gfx_v9_0.c | 2316 struct amdgpu_kiq *kiq; in gfx_v9_0_sw_init() local 2431 kiq = &adev->gfx.kiq; in gfx_v9_0_sw_init() 2432 r = amdgpu_gfx_kiq_init_ring(adev, &kiq->ring, &kiq->irq); in gfx_v9_0_sw_init() 3404 adev->gfx.kiq.ring.sched.ready = false; in gfx_v9_0_cp_compute_enable() 3703 (adev->doorbell_index.kiq * 2) << 2); in gfx_v9_0_kiq_init_register() 3874 ring = &adev->gfx.kiq.ring; in gfx_v9_0_kiq_resume() 4054 adev->gfx.kiq.ring.pipe, in gfx_v9_0_hw_fini() 4055 adev->gfx.kiq.ring.queue, 0); in gfx_v9_0_hw_fini() 4177 struct amdgpu_kiq *kiq = &adev->gfx.kiq; in gfx_v9_0_kiq_read_clock() local 4178 struct amdgpu_ring *ring = &kiq->ring; in gfx_v9_0_kiq_read_clock() [all …]
|
| A D | vega20_reg_init.c | 60 adev->doorbell_index.kiq = AMDGPU_VEGA20_DOORBELL_KIQ; in vega20_doorbell_index_init()
|
| A D | amdgpu_gfx.h | 277 struct amdgpu_kiq kiq; member
|
| A D | gfx_v8_0.c | 1945 struct amdgpu_kiq *kiq; in gfx_v8_0_sw_init() local 2067 kiq = &adev->gfx.kiq; in gfx_v8_0_sw_init() 2068 r = amdgpu_gfx_kiq_init_ring(adev, &kiq->ring, &kiq->irq); in gfx_v8_0_sw_init() 2097 amdgpu_gfx_kiq_free_ring(&adev->gfx.kiq.ring); in gfx_v8_0_sw_fini() 4338 adev->gfx.kiq.ring.sched.ready = false; in gfx_v8_0_cp_compute_enable() 4360 struct amdgpu_ring *kiq_ring = &adev->gfx.kiq.ring; in gfx_v8_0_kiq_kcq_enable() 4710 WREG32(mmCP_MEC_DOORBELL_RANGE_LOWER, adev->doorbell_index.kiq << 2); in gfx_v8_0_set_mec_doorbell_range() 4722 ring = &adev->gfx.kiq.ring; in gfx_v8_0_kiq_resume() 4785 ring = &adev->gfx.kiq.ring; in gfx_v8_0_cp_test_all_rings() 4852 struct amdgpu_ring *kiq_ring = &adev->gfx.kiq.ring; in gfx_v8_0_kcq_disable() [all …]
|
| A D | nv.c | 656 adev->doorbell_index.kiq = AMDGPU_NAVI10_DOORBELL_KIQ; in nv_init_doorbell_index()
|
| A D | vi.c | 2220 adev->doorbell_index.kiq = AMDGPU_DOORBELL_KIQ; in legacy_doorbell_index_init()
|