Home
last modified time | relevance | path

Searched refs:mode_val (Results 1 – 15 of 15) sorted by relevance

/linux/drivers/leds/
A Dleds-netxbig.c49 int *mode_val; member
111 int *mode_val; member
145 int mode_val; in netxbig_led_blink_set() local
154 mode_val = led_dat->mode_val[mode]; in netxbig_led_blink_set()
174 int mode_val; in netxbig_led_set() local
191 mode_val = led_dat->mode_val[mode]; in netxbig_led_set()
216 int mode_val; in sata_store() local
240 mode_val = led_dat->mode_val[mode]; in sata_store()
302 led_dat->mode_val = template->mode_val; in create_netxbig_led()
530 mode_val = in netxbig_leds_get_of_pdata()
[all …]
A Dleds-lm3530.c86 enum lm3530_mode mode_val; member
150 return mode_map[i].mode_val; in lm3530_get_mode_from_str()
358 if (drvdata->mode == mode_map[i].mode_val) in mode_show()
/linux/drivers/spi/
A Dspi-npcm-pspi.c106 u16 mode_val; in npcm_pspi_set_mode() local
110 mode_val = 0; in npcm_pspi_set_mode()
113 mode_val = NPCM_PSPI_CTL1_SCIDL; in npcm_pspi_set_mode()
116 mode_val = NPCM_PSPI_CTL1_SCM; in npcm_pspi_set_mode()
119 mode_val = NPCM_PSPI_CTL1_SCIDL | NPCM_PSPI_CTL1_SCM; in npcm_pspi_set_mode()
125 iowrite16(regtemp | mode_val, priv->base + NPCM_PSPI_CTL1); in npcm_pspi_set_mode()
/linux/drivers/regulator/
A Drt6160-regulator.c95 unsigned int mode_val; in rt6160_set_mode() local
99 mode_val = RT6160_FPWM_MASK; in rt6160_set_mode()
102 mode_val = 0; in rt6160_set_mode()
109 return regmap_update_bits(regmap, RT6160_REG_CNTL, RT6160_FPWM_MASK, mode_val); in rt6160_set_mode()
A Dcpcap-regulator.c106 mode_mask, volt_mask, mode_val, off_val, \ argument
122 .enable_val = (mode_val), \
/linux/drivers/media/usb/gspca/
A Dkinect.c280 uint8_t mode_val; in sd_start_video() local
288 mode_val = 0x03; in sd_start_video()
293 mode_val = 0x01; in sd_start_video()
338 write_register(gspca_dev, 0x05, mode_val); in sd_start_video()
/linux/drivers/pinctrl/bcm/
A Dpinctrl-bcm6328.c40 unsigned mode_val:1; member
251 .mode_val = 1, \
344 bcm6328_rmw_mux(pc, pg->pins[0], f->mode_val, f->mux_val); in bcm6328_pinctrl_set_mux()
A Dpinctrl-bcm6318.c41 unsigned mode_val:1; member
315 .mode_val = 1, \
430 bcm6318_rmw_mux(pc, pg->pins[0], f->mode_val, f->mux_val); in bcm6318_pinctrl_set_mux()
A Dpinctrl-bcm6358.c42 const uint16_t mode_val; member
137 .mode_val = BCM6358_MODE_MUX_##bit, \
263 unsigned int val = pg->mode_val; in bcm6358_pinctrl_set_mux()
/linux/drivers/hwmon/
A Dnct7802.c1060 u8 *mode_val) in nct7802_get_channel_config() argument
1083 *mode_val &= ~MODE_LTD_EN; in nct7802_get_channel_config()
1085 *mode_val |= MODE_LTD_EN; in nct7802_get_channel_config()
1093 *mode_val &= ~(MODE_RTD_MASK << MODE_BIT_OFFSET_RTD(reg - 1)); in nct7802_get_channel_config()
1104 *mode_val |= (RTD_MODE_VOLTAGE & MODE_RTD_MASK) in nct7802_get_channel_config()
1137 *mode_val |= (md & MODE_RTD_MASK) << MODE_BIT_OFFSET_RTD(reg - 1); in nct7802_get_channel_config()
1147 u8 mode_mask = MODE_LTD_EN, mode_val = MODE_LTD_EN; in nct7802_configure_channels() local
1154 &mode_val); in nct7802_configure_channels()
1162 return regmap_update_bits(data->regmap, REG_MODE, mode_mask, mode_val); in nct7802_configure_channels()
/linux/sound/soc/codecs/
A Dwm8998.c110 unsigned int mux, inmode, src_val, mode_val; in wm8998_inmux_put() local
129 mode_val = 1 << ARIZONA_IN1_MODE_SHIFT; in wm8998_inmux_put()
131 mode_val = 0; in wm8998_inmux_put()
138 ARIZONA_IN1_MODE_MASK, mode_val); in wm8998_inmux_put()
A Dwcd9335.c2240 u32 mode_val; in wcd9335_rx_hph_mode_put() local
2242 mode_val = ucontrol->value.enumerated.item[0]; in wcd9335_rx_hph_mode_put()
2244 if (mode_val == 0) { in wcd9335_rx_hph_mode_put()
2246 mode_val = CLS_H_HIFI; in wcd9335_rx_hph_mode_put()
2248 wcd->hph_mode = mode_val; in wcd9335_rx_hph_mode_put()
A Dwcd934x.c3307 u32 mode_val; in wcd934x_rx_hph_mode_put() local
3309 mode_val = ucontrol->value.enumerated.item[0]; in wcd934x_rx_hph_mode_put()
3311 if (mode_val == 0) { in wcd934x_rx_hph_mode_put()
3313 mode_val = CLS_H_LOHIFI; in wcd934x_rx_hph_mode_put()
3315 wcd->hph_mode = mode_val; in wcd934x_rx_hph_mode_put()
/linux/drivers/clk/qcom/
A Dclk-alpha-pll.c807 u32 mode_val, opmode_val; in trion_pll_is_enabled() local
810 ret = regmap_read(regmap, PLL_MODE(pll), &mode_val); in trion_pll_is_enabled()
815 return ((opmode_val & PLL_RUN) && (mode_val & PLL_OUTCTRL)); in trion_pll_is_enabled()
/linux/drivers/media/dvb-frontends/drx39xyj/
A Ddrxj.c9937 u8 mode_val[4] = { 2, 2, 0, 1 }; in ctrl_set_oob() local
10098 mode_index = mode_val[(set_param_parameters[0] & 0xC0) >> 6]; in ctrl_set_oob()

Completed in 71 milliseconds