Home
last modified time | relevance | path

Searched refs:mttc0 (Results 1 – 2 of 2) sorted by relevance

/linux/arch/mips/include/asm/
A Dmipsmtregs.h344 #define mttc0(rd, sel, v) \ macro
378 #define write_vpe_c0_vpeconf0(val) mttc0(1, 2, val)
382 #define write_vpe_c0_count(val) mttc0(9, 0, val)
384 #define write_vpe_c0_status(val) mttc0(12, 0, val)
386 #define write_vpe_c0_cause(val) mttc0(13, 0, val)
388 #define write_vpe_c0_config(val) mttc0(16, 0, val)
394 #define write_vpe_c0_ebase(val) mttc0(15, 1, val)
398 #define write_vpe_c0_epc(val) mttc0(14, 0, val)
403 #define write_tc_c0_tcstatus(val) mttc0(2, 1, val)
405 #define write_tc_c0_tcbind(val) mttc0(2, 2, val)
[all …]
/linux/arch/mips/kernel/
A Dcps-vec.S268 mttc0 ta1, CP0_TCBIND
274 mttc0 t0, CP0_VPECONF0
281 mttc0 t0, CP0_TCHALT
449 mttc0 t0, CP0_CONFIG
460 mttc0 t0, CP0_SEGCTL0
462 mttc0 t0, CP0_SEGCTL1
464 mttc0 t0, CP0_SEGCTL2
467 mttc0 zero, CP0_CAUSE
468 mttc0 zero, CP0_STATUS
475 mttc0 t0, CP0_TCSTATUS
[all …]

Completed in 4 milliseconds