Home
last modified time | relevance | path

Searched refs:mux_width (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/clk/rockchip/
A Dclk-ddr.c20 int mux_width; member
78 val &= GENMASK(ddrclk->mux_width - 1, 0); in rockchip_ddrclk_get_parent()
93 int mux_shift, int mux_width, in rockchip_clk_register_ddrclk() argument
128 ddrclk->mux_width = mux_width; in rockchip_clk_register_ddrclk()
A Dclk.h407 int mux_shift, int mux_width,
449 u8 mux_width; member
473 .mux_width = mw, \
494 .mux_width = mw, \
553 .mux_width = mw, \
571 .mux_width = mw, \
590 .mux_width = mw, \
678 .mux_width = w, \
693 .mux_width = w, \
802 .mux_width = mw, \
[all …]
A Dclk.c42 int muxdiv_offset, u8 mux_shift, u8 mux_width, u8 mux_flags, in rockchip_clk_register_branch() argument
63 mux->mask = BIT(mux_width) - 1; in rockchip_clk_register_branch()
268 frac_mux->mask = BIT(child->mux_width) - 1; in rockchip_clk_register_frac_branch()
447 list->mux_shift, list->mux_width, in rockchip_clk_register_branches()
454 list->mux_shift, list->mux_width, in rockchip_clk_register_branches()
486 list->mux_shift, list->mux_width, in rockchip_clk_register_branches()
505 list->mux_width, list->mux_flags, in rockchip_clk_register_branches()
539 list->mux_width, list->div_shift, in rockchip_clk_register_branches()
A Dclk-half-divider.c162 u8 mux_width, u8 mux_flags, in rockchip_clk_register_halfdiv() argument
183 mux->mask = BIT(mux_width) - 1; in rockchip_clk_register_halfdiv()
/linux/drivers/clk/mediatek/
A Dclk-mtk.h71 signed char mux_width; member
88 .mux_width = _width, \
124 .mux_width = _width, \
A Dclk-mux.h32 u8 mux_width; member
50 .mux_width = _width, \
A Dclk-mux.c74 u32 mask = GENMASK(mux->data->mux_width - 1, 0); in mtk_clk_mux_get_parent()
86 u32 mask = GENMASK(mux->data->mux_width - 1, 0); in mtk_clk_mux_set_parent_setclr_lock()
A Dclk-cpumux.c69 cpumux->mask = BIT(mux->mux_width) - 1; in mtk_clk_register_cpumux()
A Dclk-mtk.c184 mux->mask = BIT(mc->mux_width) - 1; in mtk_clk_register_composite()
/linux/drivers/clk/x86/
A Dclk-cgu.h183 u8 mux_width; member
217 .mux_width = _width, \
A Dclk-cgu.c96 u8 width = list->mux_width; in lgm_clk_register_mux()

Completed in 25 milliseconds