Home
last modified time | relevance | path

Searched refs:performance_level_count (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/radeon/
A Dni_dpm.c833 for (i = 1; i < ps->performance_level_count; i++) { in ni_apply_state_adjust_rules()
863 for (i = 1; i < ps->performance_level_count; i++) in ni_apply_state_adjust_rules()
868 for (i = 0; i < ps->performance_level_count; i++) in ni_apply_state_adjust_rules()
872 for (i = 0; i < ps->performance_level_count; i++) { in ni_apply_state_adjust_rules()
887 for (i = 0; i < ps->performance_level_count; i++) { in ni_apply_state_adjust_rules()
1397 if (state->performance_level_count < 3) in ni_calculate_power_boost_limit()
2402 if (state->performance_level_count >= 9) in ni_populate_smc_t()
2405 if (state->performance_level_count < 2) { in ni_populate_smc_t()
2470 if (state->performance_level_count == 0) in ni_populate_power_containment_values()
2547 if (state->performance_level_count == 0) in ni_populate_sq_ramping_values()
[all …]
A Dsi_dpm.c2288 if (state->performance_level_count == 0) in si_populate_power_containment_values()
2370 if (state->performance_level_count == 0) in si_populate_sq_ramping_values()
3036 for (i = 0; i < ps->performance_level_count; i++) { in si_apply_state_adjust_rules()
3128 for (i = 0; i < ps->performance_level_count; i++) in si_apply_state_adjust_rules()
3132 for (i = 0; i < ps->performance_level_count; i++) { in si_apply_state_adjust_rules()
3149 for (i = 0; i < ps->performance_level_count; i++) { in si_apply_state_adjust_rules()
3386 u32 levels = ps->performance_level_count; in si_dpm_force_performance_level()
5078 if (state->performance_level_count >= 9) in si_populate_smc_t()
5081 if (state->performance_level_count < 2) { in si_populate_smc_t()
5260 new_state->performance_level_count); in si_upload_sw_state()
[all …]
A Dni_dpm.h173 u16 performance_level_count; member
A Dci_dpm.h47 u16 performance_level_count; member
A Dci_dpm.c805 for (i = 0; i < ps->performance_level_count; i++) { in ci_apply_state_adjust_rules()
816 mclk = ps->performance_levels[ps->performance_level_count - 1].mclk; in ci_apply_state_adjust_rules()
3719 if (state->performance_level_count < 1) in ci_trim_dpm_states()
3722 if (state->performance_level_count == 1) in ci_trim_dpm_states()
3824 u32 sclk = state->performance_levels[state->performance_level_count-1].sclk; in ci_find_dpm_states_clocks_in_dpm_table()
3826 u32 mclk = state->performance_levels[state->performance_level_count-1].mclk; in ci_find_dpm_states_clocks_in_dpm_table()
3865 u32 sclk = state->performance_levels[state->performance_level_count-1].sclk; in ci_populate_and_upload_sclk_mclk_dpm_levels()
3866 u32 mclk = state->performance_levels[state->performance_level_count-1].mclk; in ci_populate_and_upload_sclk_mclk_dpm_levels()
4767 for (i = 0; i < state->performance_level_count; i++) { in ci_get_maximum_link_speed()
5445 ps->performance_level_count = index + 1; in ci_parse_pplib_clock_info()
[all …]
/linux/drivers/gpu/drm/amd/pm/powerplay/
A Dsi_dpm.c2387 if (state->performance_level_count == 0) in si_populate_power_containment_values()
2468 if (state->performance_level_count == 0) in si_populate_sq_ramping_values()
3586 for (i = 0; i < ps->performance_level_count; i++) in si_apply_state_adjust_rules()
3845 u32 levels = ps->performance_level_count; in si_dpm_force_performance_level()
5540 if (state->performance_level_count >= 9) in si_populate_smc_t()
5543 if (state->performance_level_count < 2) { in si_populate_smc_t()
5722 new_state->performance_level_count); in si_upload_sw_state()
7141 ps->performance_level_count = index + 1; in si_parse_pplib_clock_info()
7960 if (si_cps->performance_level_count != si_rps->performance_level_count) { in si_check_state_equal()
7998 if (pl_index < ps->performance_level_count) { in si_dpm_read_sensor()
[all …]
A Dsi_dpm.h615 u16 performance_level_count; member
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
A Dsmu7_hwmgr.c3369 [smu7_ps->performance_level_count - 1].memory_clock; in smu7_apply_state_adjust_rules()
3466 [smu7_ps->performance_level_count-1].memory_clock; in smu7_dpm_get_mclk()
3602 [smu7_power_state->performance_level_count++]); in smu7_get_pp_table_entry_callback_func_v1()
3610 (smu7_power_state->performance_level_count <= in smu7_get_pp_table_entry_callback_func_v1()
3630 [smu7_power_state->performance_level_count++]); in smu7_get_pp_table_entry_callback_func_v1()
3774 (ps->performance_level_count < in smu7_get_pp_table_entry_callback_func_v0()
3780 [ps->performance_level_count++]); in smu7_get_pp_table_entry_callback_func_v0()
4670 if (psa->performance_level_count != psb->performance_level_count) { in smu7_check_states_equal()
4675 for (i = 0; i < psa->performance_level_count; i++) { in smu7_check_states_equal()
5666 i = index > ps->performance_level_count - 1 ? in smu7_get_performance_level()
[all …]
A Dvega10_hwmgr.c3149 [vega10_power_state->performance_level_count++]); in vega10_get_pp_table_entry_callback_func()
3152 (vega10_power_state->performance_level_count < in vega10_get_pp_table_entry_callback_func()
3158 (vega10_power_state->performance_level_count <= in vega10_get_pp_table_entry_callback_func()
3173 [vega10_power_state->performance_level_count++]); in vega10_get_pp_table_entry_callback_func()
3262 if (vega10_ps->performance_level_count != 2) in vega10_apply_state_adjust_rules()
3874 [vega10_ps->performance_level_count-1].mem_clock; in vega10_dpm_get_mclk()
4836 if (psa->performance_level_count != psb->performance_level_count) { in vega10_check_states_equal()
5248 max_level = vega10_ps->performance_level_count - 1; in vega10_odn_update_power_state()
5270 max_level = vega10_ps->performance_level_count - 1; in vega10_odn_update_power_state()
5461 i = index > ps->performance_level_count - 1 ? in vega10_get_performance_level()
[all …]
A Dsmu7_hwmgr.h82 uint16_t performance_level_count; member
A Dvega10_hwmgr.h109 uint16_t performance_level_count; member
A Dvega20_hwmgr.h126 uint16_t performance_level_count; member

Completed in 92 milliseconds