Home
last modified time | relevance | path

Searched refs:phyaddr (Results 1 – 25 of 34) sorted by relevance

12

/linux/drivers/net/ethernet/samsung/sxgbe/
A Dsxgbe_mdio.c52 static void sxgbe_mdio_c45(struct sxgbe_priv_data *sp, u32 cmd, int phyaddr, in sxgbe_mdio_c45() argument
59 reg |= (phyaddr << 16) | (phyreg & 0xffff); in sxgbe_mdio_c45()
70 writel(1 << phyaddr, sp->ioaddr + SXGBE_MDIO_CLAUSE22_PORT_REG); in sxgbe_mdio_c22()
73 reg = (phyaddr << 16) | (phyreg & 0x1f); in sxgbe_mdio_c22()
90 sxgbe_mdio_c45(sp, cmd, phyaddr, phyreg, phydata); in sxgbe_mdio_access()
93 if (phyaddr >= 4) in sxgbe_mdio_access()
96 sxgbe_mdio_c22(sp, cmd, phyaddr, phyreg, phydata); in sxgbe_mdio_access()
109 static int sxgbe_mdio_read(struct mii_bus *bus, int phyaddr, int phyreg) in sxgbe_mdio_read() argument
115 rc = sxgbe_mdio_access(priv, SXGBE_SMA_READ_CMD, phyaddr, phyreg, 0); in sxgbe_mdio_read()
130 static int sxgbe_mdio_write(struct mii_bus *bus, int phyaddr, int phyreg, in sxgbe_mdio_write() argument
[all …]
/linux/drivers/net/ethernet/broadcom/
A Dbgmac-bcma-mdio.c67 tmp |= phyaddr; in bcma_mdio_phy_read()
71 tmp |= phyaddr << BGMAC_PA_ADDR_SHIFT; in bcma_mdio_phy_read()
78 phyaddr, reg); in bcma_mdio_phy_read()
106 tmp |= phyaddr; in bcma_mdio_phy_write()
115 tmp |= phyaddr << BGMAC_PA_ADDR_SHIFT; in bcma_mdio_phy_write()
123 phyaddr, reg); in bcma_mdio_phy_write()
182 u8 phyaddr = bgmac->phyaddr; in bcma_mdio_phy_reset() local
184 if (phyaddr == BGMAC_PHY_NOREGS) in bcma_mdio_phy_reset()
187 bcma_mdio_phy_write(bgmac, phyaddr, MII_BMCR, BMCR_RESET); in bcma_mdio_phy_reset()
189 if (bcma_mdio_phy_read(bgmac, phyaddr, MII_BMCR) & BMCR_RESET) in bcma_mdio_phy_reset()
[all …]
A Dbgmac-bcma.c97 if (bgmac->mii_bus && bgmac->phyaddr != BGMAC_PHY_NOREGS) { in bcma_phy_connect()
99 bgmac->phyaddr); in bcma_phy_connect()
179 bgmac->phyaddr = sprom->et0phyaddr; in bgmac_probe()
182 bgmac->phyaddr = sprom->et1phyaddr; in bgmac_probe()
185 bgmac->phyaddr = sprom->et2phyaddr; in bgmac_probe()
188 bgmac->phyaddr &= BGMAC_PHY_MASK; in bgmac_probe()
189 if (bgmac->phyaddr == BGMAC_PHY_MASK) { in bgmac_probe()
194 dev_info(bgmac->dev, "Found PHY addr: %d%s\n", bgmac->phyaddr, in bgmac_probe()
195 bgmac->phyaddr == BGMAC_PHY_NOREGS ? " (NOREGS)" : ""); in bgmac_probe()
208 phydev = mdiobus_get_phy(bgmac->mii_bus, bgmac->phyaddr); in bgmac_probe()
A Dsb1250-mac.c309 static int sbmac_mii_read(struct mii_bus *bus, int phyaddr, int regidx);
310 static int sbmac_mii_write(struct mii_bus *bus, int phyaddr, int regidx,
421 static int sbmac_mii_read(struct mii_bus *bus, int phyaddr, int regidx) in sbmac_mii_read() argument
445 sbmac_mii_senddata(sbm_mdio, phyaddr, 5); in sbmac_mii_read()
514 static int sbmac_mii_write(struct mii_bus *bus, int phyaddr, int regidx, in sbmac_mii_write() argument
525 sbmac_mii_senddata(sbm_mdio, phyaddr, 5); in sbmac_mii_write()
A Dbgmac.h481 u8 phyaddr; member
/linux/drivers/net/ethernet/stmicro/stmmac/
A Dstmmac_mdio.c55 tmp &= ~BIT(phyaddr); in stmmac_xgmac2_c45_format()
58 *hw_addr = (phyaddr << MII_XGMAC_PA_SHIFT) | (phyreg & 0xffff); in stmmac_xgmac2_c45_format()
69 if (phyaddr > MII_XGMAC_MAX_C22ADDR) in stmmac_xgmac2_c22_format()
75 tmp |= BIT(phyaddr); in stmmac_xgmac2_c22_format()
78 *hw_addr = (phyaddr << MII_XGMAC_PA_SHIFT) | (phyreg & 0x1f); in stmmac_xgmac2_c22_format()
107 ret = stmmac_xgmac2_c45_format(priv, phyaddr, phyreg, &addr); in stmmac_xgmac2_mdio_read()
111 ret = stmmac_xgmac2_c22_format(priv, phyaddr, phyreg, &addr); in stmmac_xgmac2_mdio_read()
175 ret = stmmac_xgmac2_c45_format(priv, phyaddr, phyreg, &addr); in stmmac_xgmac2_mdio_write()
179 ret = stmmac_xgmac2_c22_format(priv, phyaddr, phyreg, &addr); in stmmac_xgmac2_mdio_write()
238 value |= (phyaddr << priv->hw->mii.addr_shift) in stmmac_mdio_read()
[all …]
/linux/include/linux/
A Dmbus.h60 int mvebu_mbus_get_io_win_info(phys_addr_t phyaddr, u32 *size, u8 *target,
71 static inline int mvebu_mbus_get_io_win_info(phys_addr_t phyaddr, u32 *size, in mvebu_mbus_get_io_win_info() argument
89 int mvebu_mbus_get_dram_win_info(phys_addr_t phyaddr, u8 *target, u8 *attr);
102 static inline int mvebu_mbus_get_dram_win_info(phys_addr_t phyaddr, u8 *target, in mvebu_mbus_get_dram_win_info() argument
/linux/drivers/net/ethernet/nvidia/
A Dforcedeth.c768 int phyaddr; member
1245 if (mii_rw(dev, np->phyaddr, in init_realtek_8211c()
1254 if (mii_rw(dev, np->phyaddr, in init_realtek_8211c()
1328 if (mii_rw(dev, np->phyaddr, in init_vitesse()
1331 if (mii_rw(dev, np->phyaddr, in init_vitesse()
1344 if (mii_rw(dev, np->phyaddr, in init_vitesse()
1347 if (mii_rw(dev, np->phyaddr, in init_vitesse()
1360 if (mii_rw(dev, np->phyaddr, in init_vitesse()
1363 if (mii_rw(dev, np->phyaddr, in init_vitesse()
6044 int phyaddr = i & 0x1F; in nv_probe() local
[all …]
/linux/drivers/net/ethernet/smsc/
A Dsmc911x.c663 int phyaddr; in smc911x_phy_detect() local
698 for (phyaddr = 1; phyaddr < 32; ++phyaddr) { in smc911x_phy_detect()
709 lp->mii.phy_id = phyaddr & 31; in smc911x_phy_detect()
714 if (phyaddr < 32) in smc911x_phy_detect()
739 int phyaddr = lp->mii.phy_id; in smc911x_phy_fixed() local
745 SMC_GET_PHY_BMCR(lp, phyaddr, bmcr); in smc911x_phy_fixed()
747 SMC_SET_PHY_BMCR(lp, phyaddr, bmcr); in smc911x_phy_fixed()
761 SMC_SET_PHY_BMCR(lp, phyaddr, bmcr); in smc911x_phy_fixed()
845 int phyaddr = lp->mii.phy_id; in smc911x_phy_check_media() local
882 int phyaddr = lp->mii.phy_id; in smc911x_phy_configure() local
[all …]
A Dsmc91x.c829 __func__, phyaddr, phyreg, phydata); in smc_phy_read()
856 __func__, phyaddr, phyreg, phydata); in smc_phy_write()
867 int phyaddr; in smc_phy_detect() local
877 for (phyaddr = 1; phyaddr < 33; ++phyaddr) { in smc_phy_detect()
891 lp->mii.phy_id = phyaddr & 31; in smc_phy_detect()
905 int phyaddr = lp->mii.phy_id; in smc_phy_fixed() local
1037 int phyaddr = lp->mii.phy_id; in smc_phy_configure() local
1051 if (smc_phy_reset(dev, phyaddr)) { in smc_phy_configure()
1060 smc_phy_write(dev, phyaddr, PHY_MASK_REG, in smc_phy_configure()
1113 smc_phy_read(dev, phyaddr, MII_ADVERTISE); in smc_phy_configure()
[all …]
A Dsmsc9420.c103 static int smsc9420_mii_read(struct mii_bus *bus, int phyaddr, int regidx) in smsc9420_mii_read() argument
119 addr = ((phyaddr & 0x1F) << 11) | ((regidx & 0x1F) << 6) | in smsc9420_mii_read()
140 static int smsc9420_mii_write(struct mii_bus *bus, int phyaddr, int regidx, in smsc9420_mii_write() argument
160 addr = ((phyaddr & 0x1F) << 11) | ((regidx & 0x1F) << 6) | in smsc9420_mii_write()
/linux/drivers/input/rmi4/
A Drmi_f34v7.c348 struct physical_address *phyaddr) in rmi_f34v7_parse_partition_table() argument
367 phyaddr->ui_firmware = physical_address; in rmi_f34v7_parse_partition_table()
374 phyaddr->ui_config = physical_address; in rmi_f34v7_parse_partition_table()
381 phyaddr->dp_config = physical_address; in rmi_f34v7_parse_partition_table()
394 phyaddr->guest_code = physical_address; in rmi_f34v7_parse_partition_table()
569 &f34->v7.blkcount, &f34->v7.phyaddr); in rmi_f34v7_read_queries()
1012 if (f34->v7.phyaddr.ui_firmware != f34->v7.img.phyaddr.ui_firmware) { in rmi_f34v7_compare_partition_tables()
1017 if (f34->v7.phyaddr.ui_config != f34->v7.img.phyaddr.ui_config) { in rmi_f34v7_compare_partition_tables()
1023 f34->v7.phyaddr.dp_config != f34->v7.img.phyaddr.dp_config) { in rmi_f34v7_compare_partition_tables()
1029 f34->v7.phyaddr.guest_code != f34->v7.img.phyaddr.guest_code) { in rmi_f34v7_compare_partition_tables()
[all …]
A Drmi_f34.h222 struct physical_address phyaddr; member
283 struct physical_address phyaddr; member
/linux/drivers/bus/
A Dmvebu-mbus.c951 int mvebu_mbus_get_dram_win_info(phys_addr_t phyaddr, u8 *target, u8 *attr) in mvebu_mbus_get_dram_win_info() argument
967 if (cs->base <= phyaddr && in mvebu_mbus_get_dram_win_info()
968 phyaddr <= (cs->base + cs->size - 1)) { in mvebu_mbus_get_dram_win_info()
975 pr_err("invalid dram address %pa\n", &phyaddr); in mvebu_mbus_get_dram_win_info()
980 int mvebu_mbus_get_io_win_info(phys_addr_t phyaddr, u32 *size, u8 *target, in mvebu_mbus_get_io_win_info() argument
995 if (wbase <= phyaddr && phyaddr <= wbase + *size) in mvebu_mbus_get_io_win_info()
/linux/arch/sh/drivers/pci/
A Dpcie-sh7786.c186 unsigned long phyaddr; in phy_write_reg() local
188 phyaddr = (1 << BITS_CMD) + ((lane & 0xf) << BITS_LANE) + in phy_write_reg()
193 pci_write_reg(chan, phyaddr, SH4A_PCIEPHYADRR); in phy_write_reg()
/linux/drivers/acpi/
A Dacpi_extlog.c68 #define ELOG_ENTRY_ADDR(phyaddr) \ argument
69 (phyaddr - elog_base + (u8 *)elog_addr)
/linux/drivers/net/ethernet/xircom/
A Dxirc2ps_cs.c258 static unsigned mii_rd(unsigned int ioaddr, u_char phyaddr, u_char phyreg);
259 static void mii_wr(unsigned int ioaddr, u_char phyaddr, u_char phyreg,
420 mii_rd(unsigned int ioaddr, u_char phyaddr, u_char phyreg) in mii_rd() argument
429 mii_wbits(ioaddr, phyaddr, 5); /* PHY address to be accessed */ in mii_rd()
442 mii_wr(unsigned int ioaddr, u_char phyaddr, u_char phyreg, unsigned data, in mii_wr() argument
451 mii_wbits(ioaddr, phyaddr, 5); /* PHY address to be accessed */ in mii_wr()
/linux/Documentation/devicetree/bindings/timer/
A Dcsky,gx6605s-timer.txt23 Definition: <phyaddr size> in soc from cpu view
/linux/drivers/scsi/lpfc/
A Dlpfc_mbox.c1688 dma_addr_t phyaddr, uint32_t length) in lpfc_sli4_mbx_sge_set() argument
1694 nembed_sge->sge[sgentry].pa_lo = putPaddrLow(phyaddr); in lpfc_sli4_mbx_sge_set()
1695 nembed_sge->sge[sgentry].pa_hi = putPaddrHigh(phyaddr); in lpfc_sli4_mbx_sge_set()
1733 dma_addr_t phyaddr; in lpfc_sli4_mbox_cmd_free() local
1754 phyaddr = getPaddr(sge.pa_hi, sge.pa_lo); in lpfc_sli4_mbox_cmd_free()
1756 mbox->sge_array->addr[sgentry], phyaddr); in lpfc_sli4_mbox_cmd_free()
1789 dma_addr_t phyaddr; in lpfc_sli4_config() local
1833 SLI4_PAGE_SIZE, &phyaddr, in lpfc_sli4_config()
1844 lpfc_sli4_mbx_sge_set(mbox, pagen, phyaddr, in lpfc_sli4_config()
1848 lpfc_sli4_mbx_sge_set(mbox, pagen, phyaddr, in lpfc_sli4_config()
/linux/drivers/net/ethernet/aeroflex/
A Dgreth.h134 u8 phyaddr; member
/linux/Documentation/devicetree/bindings/soc/amlogic/
A Damlogic,canvas.yaml16 Those metadata include: width, height, phyaddr, wrapping and block mode.
/linux/Documentation/devicetree/bindings/interrupt-controller/
A Dcsky,apb-intc.txt33 Definition: <phyaddr size> in soc from cpu view
/linux/drivers/pci/controller/
A Dpcie-rcar-host.c334 u32 phyaddr; in phy_write_reg() local
336 phyaddr = WRITE_CMD | in phy_write_reg()
343 rcar_pci_write_reg(pcie, phyaddr, H1_PCIEPHYADRR); in phy_write_reg()
/linux/drivers/usb/gadget/udc/
A Dmv_u3d.h189 u32 phyaddr; /* PHY address register */ member
/linux/drivers/net/ethernet/dec/tulip/
A Dde4x5.c972 static int mii_rd(u_char phyreg, u_char phyaddr, u_long ioaddr);
973 static void mii_wr(int data, u_char phyreg, u_char phyaddr, u_long ioaddr);
981 static int mii_get_oui(u_char phyaddr, u_long ioaddr);
4813 mii_rd(u_char phyreg, u_char phyaddr, u_long ioaddr) in mii_rd() argument
4818 mii_address(phyaddr, ioaddr); /* PHY address to be accessed */ in mii_rd()
4826 mii_wr(int data, u_char phyreg, u_char phyaddr, u_long ioaddr) in mii_wr() argument
4831 mii_address(phyaddr, ioaddr); /* PHY address to be accessed */ in mii_wr()
4927 mii_get_oui(u_char phyaddr, u_long ioaddr) in mii_get_oui() argument
4938 r2 = mii_rd(MII_ID0, phyaddr, ioaddr); in mii_get_oui()
4939 mii_rd(MII_ID1, phyaddr, ioaddr); in mii_get_oui()

Completed in 839 milliseconds

12