Home
last modified time | relevance | path

Searched refs:shift (Results 1 – 25 of 1543) sorted by relevance

12345678910>>...62

/linux/drivers/bus/
A Domap_l3_smx.h29 static const u64 shift = 1; variable
31 #define L3_STATUS_0_MPUIA_BRST (shift << 0)
32 #define L3_STATUS_0_MPUIA_RSP (shift << 1)
33 #define L3_STATUS_0_MPUIA_INBAND (shift << 2)
34 #define L3_STATUS_0_IVAIA_BRST (shift << 6)
35 #define L3_STATUS_0_IVAIA_RSP (shift << 7)
36 #define L3_STATUS_0_IVAIA_INBAND (shift << 8)
37 #define L3_STATUS_0_SGXIA_BRST (shift << 9)
38 #define L3_STATUS_0_SGXIA_RSP (shift << 10)
40 #define L3_STATUS_0_CAMIA_BRST (shift << 12)
[all …]
A Dda8xx-mstpri.c55 int shift; member
62 .shift = 0,
67 .shift = 4,
72 .shift = 16,
77 .shift = 20,
82 .shift = 0,
87 .shift = 4,
92 .shift = 8,
97 .shift = 12,
117 .shift = 0,
[all …]
/linux/drivers/clk/imx/
A Dclk.h104 #define imx_clk_gate(name, parent, reg, shift) \ argument
105 to_clk(imx_clk_hw_gate(name, parent, reg, shift))
110 #define imx_clk_gate2(name, parent, reg, shift) \ argument
282 void __iomem *reg, u8 shift, u8 width,
302 void __iomem *reg, u8 shift, u8 width,
330 void __iomem *reg, u8 shift, in __imx_clk_hw_divider() argument
334 reg, shift, width, 0, &imx_ccm_lock); in __imx_clk_hw_divider()
338 void __iomem *reg, u8 shift, in __imx_clk_hw_gate() argument
343 shift, clk_gate_flags, &imx_ccm_lock); in __imx_clk_hw_gate()
347 void __iomem *reg, u8 shift, u8 cgr_val, in __imx_clk_hw_gate2() argument
[all …]
/linux/drivers/memory/tegra/
A Dtegra114.c21 .shift = 0,
37 .shift = 0,
53 .shift = 0,
69 .shift = 16,
85 .shift = 16,
101 .shift = 0,
117 .shift = 0,
133 .shift = 0,
149 .shift = 0,
181 .shift = 0,
[all …]
A Dtegra210.c26 .shift = 0,
42 .shift = 0,
58 .shift = 16,
74 .shift = 16,
90 .shift = 0,
106 .shift = 0,
122 .shift = 0,
138 .shift = 0,
154 .shift = 0,
170 .shift = 0,
[all …]
A Dtegra124.c22 .shift = 0,
38 .shift = 0,
54 .shift = 0,
70 .shift = 16,
86 .shift = 16,
102 .shift = 0,
118 .shift = 0,
134 .shift = 0,
150 .shift = 0,
166 .shift = 0,
[all …]
A Dtegra30.c43 .shift = 0,
60 .shift = 0,
77 .shift = 0,
94 .shift = 16,
111 .shift = 16,
128 .shift = 0,
145 .shift = 0,
196 .shift = 0,
213 .shift = 0,
247 .shift = 0,
[all …]
/linux/arch/alpha/include/uapi/asm/
A Dcompiler.h14 # define __kernel_insbl(val, shift) __builtin_alpha_insbl(val, shift) argument
15 # define __kernel_inswl(val, shift) __builtin_alpha_inswl(val, shift) argument
16 # define __kernel_insql(val, shift) __builtin_alpha_insql(val, shift) argument
17 # define __kernel_inslh(val, shift) __builtin_alpha_inslh(val, shift) argument
18 # define __kernel_extbl(val, shift) __builtin_alpha_extbl(val, shift) argument
19 # define __kernel_extwl(val, shift) __builtin_alpha_extwl(val, shift) argument
22 # define __kernel_insbl(val, shift) \ argument
26 # define __kernel_inswl(val, shift) \ argument
30 # define __kernel_insql(val, shift) \ argument
34 # define __kernel_inslh(val, shift) \ argument
[all …]
/linux/drivers/mfd/
A Datmel-smc.c113 conf->timings &= ~GENMASK(shift + 3, shift); in atmel_smc_cs_conf_set_timing()
141 if (shift != ATMEL_SMC_NWE_SHIFT && shift != ATMEL_SMC_NCS_WR_SHIFT && in atmel_smc_cs_conf_set_setup()
142 shift != ATMEL_SMC_NRD_SHIFT && shift != ATMEL_SMC_NCS_RD_SHIFT) in atmel_smc_cs_conf_set_setup()
152 conf->setup &= ~GENMASK(shift + 7, shift); in atmel_smc_cs_conf_set_setup()
153 conf->setup |= val << shift; in atmel_smc_cs_conf_set_setup()
180 if (shift != ATMEL_SMC_NWE_SHIFT && shift != ATMEL_SMC_NCS_WR_SHIFT && in atmel_smc_cs_conf_set_pulse()
181 shift != ATMEL_SMC_NRD_SHIFT && shift != ATMEL_SMC_NCS_RD_SHIFT) in atmel_smc_cs_conf_set_pulse()
191 conf->pulse &= ~GENMASK(shift + 7, shift); in atmel_smc_cs_conf_set_pulse()
192 conf->pulse |= val << shift; in atmel_smc_cs_conf_set_pulse()
219 if (shift != ATMEL_SMC_NWE_SHIFT && shift != ATMEL_SMC_NRD_SHIFT) in atmel_smc_cs_conf_set_cycle()
[all …]
A Dtmio_core.c32 sd_config_write16(cnf, shift, CNF_CMD, SDCREN); in tmio_core_mmc_enable()
33 sd_config_write32(cnf, shift, CNF_CTL_BASE, base & 0xfffe); in tmio_core_mmc_enable()
36 sd_config_write8(cnf, shift, CNF_PWR_CTL_3, 0x01); in tmio_core_mmc_enable()
39 sd_config_write8(cnf, shift, CNF_STOP_CLK_CTL, 0x1f); in tmio_core_mmc_enable()
42 sd_config_write8(cnf, shift, CNF_PWR_CTL_2, 0x00); in tmio_core_mmc_enable()
52 sd_config_write16(cnf, shift, CNF_CMD, SDCREN); in tmio_core_mmc_resume()
53 sd_config_write32(cnf, shift, CNF_CTL_BASE, base & 0xfffe); in tmio_core_mmc_resume()
59 void tmio_core_mmc_pwr(void __iomem *cnf, int shift, int state) in tmio_core_mmc_pwr() argument
61 sd_config_write8(cnf, shift, CNF_PWR_CTL_2, state ? 0x02 : 0x00); in tmio_core_mmc_pwr()
65 void tmio_core_mmc_clk_div(void __iomem *cnf, int shift, int state) in tmio_core_mmc_clk_div() argument
[all …]
/linux/include/linux/
A Dbitops.h89 return (word << (shift & 63)) | (word >> ((-shift) & 63)); in rol64()
99 return (word >> (shift & 63)) | (word << ((-shift) & 63)); in ror64()
109 return (word << (shift & 31)) | (word >> ((-shift) & 31)); in rol32()
119 return (word >> (shift & 31)) | (word << ((-shift) & 31)); in ror32()
129 return (word << (shift & 15)) | (word >> ((-shift) & 15)); in rol16()
139 return (word >> (shift & 15)) | (word << ((-shift) & 15)); in ror16()
149 return (word << (shift & 7)) | (word >> ((-shift) & 7)); in rol8()
159 return (word >> (shift & 7)) | (word << ((-shift) & 7)); in ror8()
171 __u8 shift = 31 - index; in sign_extend32() local
172 return (__s32)(value << shift) >> shift; in sign_extend32()
[all …]
/linux/arch/s390/include/asm/
A Dcmpxchg.h21 int shift; in __xchg() local
25 shift = (3 ^ (address & 3)) << 3; in __xchg()
35 : "d" ((x & 0xff) << shift), "d" (~(0xff << shift)) in __xchg()
37 return old >> shift; in __xchg()
49 : "d" ((x & 0xffff) << shift), "d" (~(0xffff << shift)) in __xchg()
51 return old >> shift; in __xchg()
92 int shift; in __cmpxchg() local
113 "d" (~(0xff << shift)) in __cmpxchg()
115 return prev >> shift; in __cmpxchg()
134 "d" (~(0xffff << shift)) in __cmpxchg()
[all …]
/linux/include/drm/
A Ddrm_fixed.h101 for (shift = 62; shift > 0; --shift) in drm_fixp_msbset()
103 return shift; in drm_fixp_msbset()
113 if (shift > 61) { in drm_fixp_mul()
114 shift = shift - 61; in drm_fixp_mul()
115 a >>= (shift >> 1) + (shift & 1); in drm_fixp_mul()
116 b >>= shift >> 1; in drm_fixp_mul()
118 shift = 0; in drm_fixp_mul()
122 if (shift > DRM_FIXED_POINT) in drm_fixp_mul()
125 if (shift < DRM_FIXED_POINT) in drm_fixp_mul()
136 a <<= shift; in drm_fixp_div()
[all …]
/linux/arch/arm/boot/dts/
A Domap24xx-clocks.dtsi12 ti,bit-shift = <2>;
26 ti,bit-shift = <6>;
78 ti,bit-shift = <23>;
94 ti,bit-shift = <6>;
103 ti,bit-shift = <6>;
132 ti,bit-shift = <2>;
142 ti,bit-shift = <6>;
152 ti,bit-shift = <5>;
180 ti,bit-shift = <3>;
196 ti,bit-shift = <7>;
[all …]
A Domap3xxx-clocks.dtsi25 ti,bit-shift = <6>;
36 ti,bit-shift = <7>;
85 ti,bit-shift = <4>;
99 ti,bit-shift = <2>;
113 ti,bit-shift = <6>;
140 ti,bit-shift = <2>;
245 ti,bit-shift = <16>;
352 ti,bit-shift = <6>;
360 ti,bit-shift = <8>;
387 ti,bit-shift = <5>;
[all …]
/linux/drivers/clk/meson/
A Dparm.h14 #define SETPMASK(width, shift) GENMASK(shift + width - 1, shift) argument
15 #define CLRPMASK(width, shift) (~SETPMASK(width, shift)) argument
17 #define PARM_GET(width, shift, reg) \ argument
18 (((reg) & SETPMASK(width, shift)) >> (shift))
19 #define PARM_SET(width, shift, reg, val) \ argument
20 (((reg) & CLRPMASK(width, shift)) | ((val) << (shift)))
26 u8 shift; member
35 return PARM_GET(p->width, p->shift, val); in meson_parm_read()
41 regmap_update_bits(map, p->reg_off, SETPMASK(p->width, p->shift), in meson_parm_write()
42 val << p->shift); in meson_parm_write()
/linux/drivers/mtd/maps/
A Dphysmap-bt1-rom.c34 unsigned int shift; in bt1_rom_map_read() local
39 shift = (uintptr_t)src & 0x3; in bt1_rom_map_read()
40 data = readl_relaxed(src - shift); in bt1_rom_map_read()
41 if (!shift) { in bt1_rom_map_read()
48 shift = 4 - shift; in bt1_rom_map_read()
49 if (ofs + shift >= map->size) in bt1_rom_map_read()
52 data = readl_relaxed(src + shift); in bt1_rom_map_read()
63 unsigned int shift, chunk; in bt1_rom_map_copy_from() local
78 shift = (uintptr_t)src & 0x3; in bt1_rom_map_copy_from()
79 if (shift) { in bt1_rom_map_copy_from()
[all …]
/linux/arch/mips/kernel/
A Dcmpxchg.c14 unsigned int shift; in __xchg_small() local
28 shift = (unsigned long)ptr & 0x3; in __xchg_small()
30 shift ^= sizeof(u32) - size; in __xchg_small()
31 shift *= BITS_PER_BYTE; in __xchg_small()
32 mask <<= shift; in __xchg_small()
47 return (load32 & mask) >> shift; in __xchg_small()
55 unsigned int shift; in __cmpxchg_small() local
70 shift = (unsigned long)ptr & 0x3; in __cmpxchg_small()
72 shift ^= sizeof(u32) - size; in __cmpxchg_small()
73 shift *= BITS_PER_BYTE; in __cmpxchg_small()
[all …]
/linux/arch/sparc/mm/
A Dhugetlbpage.c145 switch (shift) { in sun4v_hugepage_shift_to_tte()
201 unsigned int shift; in sun4v_huge_tte_to_shift() local
223 return shift; in sun4v_huge_tte_to_shift()
229 unsigned int shift; in sun4u_huge_tte_to_shift() local
245 return shift; in sun4u_huge_tte_to_shift()
264 return shift; in huge_tte_to_shift()
339 shift = PAGE_SHIFT; in set_huge_pte_at()
341 shift = PUD_SHIFT; in set_huge_pte_at()
343 shift = PMD_SHIFT; in set_huge_pte_at()
376 shift = PAGE_SHIFT; in huge_ptep_get_and_clear()
[all …]
/linux/drivers/video/fbdev/core/
A Dsysimgblt.c67 shift = 0; in color_imageblit()
90 shift += bpp; in color_imageblit()
91 shift &= (32 - 1); in color_imageblit()
94 if (shift) { in color_imageblit()
128 shift = val = 0; in slow_imageblit()
153 shift += bpp; in slow_imageblit()
159 if (shift) { in slow_imageblit()
223 shift = 8; in fast_imageblit()
227 shift -= ppw; in fast_imageblit()
230 if (!shift) { in fast_imageblit()
[all …]
A Dcfbimgblt.c93 shift = 0; in color_imageblit()
100 shift = start_index; in color_imageblit()
116 shift += bpp; in color_imageblit()
117 shift &= (32 - 1); in color_imageblit()
120 if (shift) { in color_imageblit()
157 shift = val = 0; in slow_imageblit()
182 shift += bpp; in slow_imageblit()
183 shift &= (32 - 1); in slow_imageblit()
188 if (shift) { in slow_imageblit()
255 shift -= ppw; in fast_imageblit()
[all …]
/linux/arch/powerpc/mm/nohash/
A Dtlb.c56 .shift = 12,
60 .shift = 21,
64 .shift = 22,
68 .shift = 24,
72 .shift = 26,
76 .shift = 28,
80 .shift = 30,
459 shift = def->shift; in setup_page_sizes()
461 if (shift == 0 || shift & 1) in setup_page_sizes()
465 shift = (shift - 10) >> 1; in setup_page_sizes()
[all …]
/linux/drivers/soc/fsl/qe/
A Ducc.c102 unsigned int shift; in ucc_mux_set_grant_tsa_bkpt() local
123 unsigned int shift; in ucc_set_qe_mux_rxtx() local
207 shift += 4; in ucc_set_qe_mux_rxtx()
505 u32 shift; in ucc_get_tdm_clk_shift() local
509 shift -= tdm_num * 4; in ucc_get_tdm_clk_shift()
513 return shift; in ucc_get_tdm_clk_shift()
520 u32 shift; in ucc_set_tdm_rxtx_clk() local
622 u32 shift; in ucc_get_tdm_sync_shift() local
625 shift -= tdm_num * 2; in ucc_get_tdm_sync_shift()
627 return shift; in ucc_get_tdm_sync_shift()
[all …]
/linux/drivers/net/wireless/broadcom/brcm80211/brcmsmac/phy/
A Dphy_qmath.c103 if (shift > 31) in qm_shl32()
104 shift = 31; in qm_shl32()
105 else if (shift < -31) in qm_shl32()
106 shift = -31; in qm_shl32()
107 if (shift >= 0) { in qm_shl32()
108 for (i = 0; i < shift; i++) in qm_shl32()
128 if (shift > 15) in qm_shl16()
129 shift = 15; in qm_shl16()
130 else if (shift < -15) in qm_shl16()
131 shift = -15; in qm_shl16()
[all …]
/linux/arch/powerpc/mm/
A Dinit-common.c50 #define CTOR(shift) static void ctor_##shift(void *addr) \ argument
52 memset(addr, 0, sizeof(void *) << (shift)); \
58 static inline void (*ctor(int shift))(void *) in ctor() argument
62 switch (shift) { in ctor()
93 void pgtable_cache_add(unsigned int shift) in pgtable_cache_add() argument
96 unsigned long table_size = sizeof(void *) << shift; in pgtable_cache_add()
114 BUG_ON(shift > MAX_PGTABLE_INDEX_SIZE); in pgtable_cache_add()
116 if (PGT_CACHE(shift)) in pgtable_cache_add()
120 name = kasprintf(GFP_KERNEL, "pgtable-2^%d", shift); in pgtable_cache_add()
126 pgtable_cache[shift] = new; in pgtable_cache_add()
[all …]

Completed in 38 milliseconds

12345678910>>...62