Searched refs:ufshcd_readl (Results 1 – 12 of 12) sorted by relevance
| /linux/drivers/scsi/ufs/ |
| A D | ufshcd-crypto.c | 172 cpu_to_le32(ufshcd_readl(hba, REG_UFS_CCAP)); in ufshcd_hba_init_crypto_capabilities() 202 cpu_to_le32(ufshcd_readl(hba, in ufshcd_hba_init_crypto_capabilities()
|
| A D | ufshcd.c | 119 regs[pos / 4] = ufshcd_readl(hba, offset + pos); in ufshcd_dump_regs() 358 cmd = ufshcd_readl(hba, REG_UIC_COMMAND); in ufshcd_add_uic_command_trace() 361 ufshcd_readl(hba, REG_UIC_COMMAND_ARG_1), in ufshcd_add_uic_command_trace() 362 ufshcd_readl(hba, REG_UIC_COMMAND_ARG_2), in ufshcd_add_uic_command_trace() 363 ufshcd_readl(hba, REG_UIC_COMMAND_ARG_3)); in ufshcd_add_uic_command_trace() 403 intr = ufshcd_readl(hba, REG_INTERRUPT_STATUS); in ufshcd_add_command_trace() 647 while ((ufshcd_readl(hba, reg) & mask) != val) { in ufshcd_wait_for_register() 650 if ((ufshcd_readl(hba, reg) & mask) != val) in ufshcd_wait_for_register() 688 ufshci_ver = ufshcd_readl(hba, REG_UFS_VERSION); in ufshcd_get_ufs_version() 773 return ufshcd_readl(hba, REG_UIC_COMMAND_ARG_2) & in ufshcd_get_uic_cmd_result() [all …]
|
| A D | ufs-mediatek.c | 260 value = ufshcd_readl(hba, REG_UFS_REFCLK_CTRL); in ufs_mtk_setup_ref_clk() 332 val = ufshcd_readl(hba, REG_UFS_PROBE); in ufs_mtk_wait_idle_state() 365 val = ufshcd_readl(hba, REG_UFS_PROBE); in ufs_mtk_wait_link_state() 748 host->ip_ver = ufshcd_readl(hba, REG_UFS_MTK_IP_VER); in ufs_mtk_init()
|
| A D | ufs-qcom.c | 351 ufshcd_readl(hba, REG_UFS_CFG2) | REG_UFS_CFG2_CGC_EN_ALL, in ufs_qcom_enable_hw_clk_gating() 446 if (ufshcd_readl(hba, REG_UFS_SYS1CLK_1US) != core_clk_cycles_per_us) { in ufs_qcom_cfg_timers() 506 if (ufshcd_readl(hba, REG_UFS_TX_SYMBOL_CLK_NS_US) != in ufs_qcom_cfg_timers() 1276 reg = ufshcd_readl(hba, REG_UFS_CFG1); in ufs_qcom_print_hw_debug_reg_all()
|
| A D | ufs-qcom.h | 135 u32 ver = ufshcd_readl(hba, REG_UFS_HW_VERSION); in ufs_qcom_get_controller_revision()
|
| A D | ufs-qcom-ice.c | 103 if (!(ufshcd_readl(hba, REG_CONTROLLER_CAPABILITIES) & in ufs_qcom_ice_init()
|
| A D | ufshcd.h | 1002 #define ufshcd_readl(hba, reg) \ macro 1016 tmp = ufshcd_readl(hba, reg); in ufshcd_rmwl() 1243 return ufshcd_readl(hba, REG_UFS_VERSION); in ufshcd_vops_get_ufs_hci_version()
|
| A D | cdns-pltfrm.c | 244 data = ufshcd_readl(hba, CDNS_UFS_REG_PHY_XCFGD1); in cdns_ufs_m31_16nm_phy_initialization()
|
| A D | ufs-hisi.c | 233 reg = ufshcd_readl(hba, REG_AUTO_HIBERNATE_IDLE_TIMER); in ufs_hisi_link_startup_pre_change()
|
| A D | ufshcd-pci.c | 92 u32 hce = ufshcd_readl(hba, REG_CONTROLLER_ENABLE); in ufs_intel_hce_enable_notify()
|
| A D | ufs-exynos.c | 304 enabled_vh = ufshcd_readl(hba, MHCTRL) & MHCTRL_EN_VH_MASK; in exynosauto_ufs_post_pwr_change() 1431 mbox = ufshcd_readl(hba, PH2VH_MBOX); in exynosauto_ufs_vh_wait_ph_ready()
|
| A D | ufs-sysfs.c | 171 ahit = ufshcd_readl(hba, REG_AUTO_HIBERNATE_IDLE_TIMER); in auto_hibern8_show()
|
Completed in 44 milliseconds