Home
last modified time | relevance | path

Searched defs:_n (Results 1 – 6 of 6) sorted by relevance

/u-boot/drivers/clk/mvebu/
A Darmada-37xx-periph.c108 #define CLK_FULL_DD(_n, _d, _mux, _r0, _r1, _s0, _s1) \ argument
126 #define CLK_FULL(_n, _d, _mux, _r, _s, _m, _t) \ argument
140 #define CLK_GATE_DIV(_n, _d, _r, _s, _m, _t, _p) \ argument
153 #define CLK_GATE(_n, _d, _p) \ argument
161 #define CLK_MUX_DIV(_n, _mux, _r, _s, _m, _t) \ argument
173 #define CLK_MUX_DD(_n, _mux, _r0, _r1, _s0, _s1) \ argument
/u-boot/arch/mips/mach-octeon/include/mach/
A Dcvmx-global-resources.h57 #define CVMX_GR_TAG_CIU3_IDT(_n) \ argument
62 #define CVMX_GR_TAG_CIU3_SWINTSN(_n) \ argument
/u-boot/drivers/clk/renesas/
A Dr9a06g032-clocks.c154 #define D_GATE(_idx, _n, _src, ...) { \ argument
161 #define D_MODULE(_idx, _n, _src, ...) { \ argument
169 #define D_ROOT(_idx, _n, _mul, _div) { \ argument
176 #define D_FFC(_idx, _n, _src, _div) { \ argument
184 #define D_DIV(_idx, _n, _src, _reg, _min, _max, ...) { \ argument
194 #define D_UGATE(_idx, _n, _src, _g, _g1, _r1, _g2, _r2) { \ argument
/u-boot/drivers/clk/
A Dics8n3qv01.c80 uint *_n) in ics8n3qv01_calc_parameters()
/u-boot/board/gdsys/common/
A Dosd.c172 unsigned int *_n) in ics8n3qv01_calc_parameters()
/u-boot/arch/arm/include/asm/arch-imx9/
A Dclock.h193 #define FRAC_PLL_RATE(_rate, _r, _m, _o, _n, _d) \ argument

Completed in 17 milliseconds