Home
last modified time | relevance | path

Searched defs:base (Results 1 – 25 of 3295) sorted by relevance

12345678910>>...132

/linux/drivers/net/wireless/quantenna/qtnfmac/pcie/
A Dpearl_pcie_regs.h8 #define PCIE_HDP_CTRL(base) ((base) + 0x2c00) argument
9 #define PCIE_HDP_AXI_CTRL(base) ((base) + 0x2c04) argument
21 #define PCIE_HDP_INT_EN(base) ((base) + 0x2c3c) argument
35 #define PCIE_HDP_CFG0(base) ((base) + 0x2c80) argument
36 #define PCIE_HDP_CFG1(base) ((base) + 0x2c84) argument
37 #define PCIE_HDP_CFG2(base) ((base) + 0x2c88) argument
38 #define PCIE_HDP_CFG3(base) ((base) + 0x2c8c) argument
39 #define PCIE_HDP_CFG4(base) ((base) + 0x2c90) argument
47 #define PCIE_INT(base) ((base) + 0x2cb0) argument
51 #define PCIE_PRI_CFG(base) ((base) + 0x2cc0) argument
[all …]
A Dtopaz_pcie_regs.h8 #define PCIE_DMA_WR_INTR_STATUS(base) ((base) + 0x9bc) argument
9 #define PCIE_DMA_WR_INTR_MASK(base) ((base) + 0x9c4) argument
10 #define PCIE_DMA_WR_INTR_CLR(base) ((base) + 0x9c8) argument
11 #define PCIE_DMA_WR_ERR_STATUS(base) ((base) + 0x9cc) argument
15 #define PCIE_DMA_RD_INTR_STATUS(base) ((base) + 0x310) argument
16 #define PCIE_DMA_RD_INTR_MASK(base) ((base) + 0x319) argument
17 #define PCIE_DMA_RD_INTR_CLR(base) ((base) + 0x31c) argument
24 #define TOPAZ_LH_IPC4_INT(base) ((base) + 0x13C) argument
25 #define TOPAZ_LH_IPC4_INT_MASK(base) ((base) + 0x140) argument
34 #define TOPAZ_CTL_M2L_INT(base) ((base) + 0x2C) argument
[all …]
/linux/drivers/gpu/drm/i915/gt/
A Dintel_engine_regs.h11 #define RING_EXCC(base) _MMIO((base) + 0x28) argument
12 #define RING_TAIL(base) _MMIO((base) + 0x30) argument
14 #define RING_HEAD(base) _MMIO((base) + 0x34) argument
18 #define RING_START(base) _MMIO((base) + 0x38) argument
19 #define RING_CTL(base) _MMIO((base) + 0x3c) argument
32 #define RING_SYNC_0(base) _MMIO((base) + 0x40) argument
68 #define IPEIR(base) _MMIO((base) + 0x88) argument
69 #define IPEHR(base) _MMIO((base) + 0x8c) argument
70 #define RING_ID(base) _MMIO((base) + 0x8c) argument
87 #define ACTHD(base) _MMIO((base) + 0xc8) argument
[all …]
/linux/drivers/gpu/drm/xe/regs/
A Dxe_engine_regs.h46 #define RING_TAIL(base) XE_REG((base) + 0x30) argument
49 #define RING_HEAD(base) XE_REG((base) + 0x34) argument
52 #define RING_START(base) XE_REG((base) + 0x38) argument
54 #define RING_CTL(base) XE_REG((base) + 0x3c) argument
70 #define RING_IPEHR(base) XE_REG((base) + 0x68) argument
72 #define RING_ACTHD(base) XE_REG((base) + 0x74) argument
77 #define RING_NOPID(base) XE_REG((base) + 0x94) argument
83 #define RING_IMR(base) XE_REG((base) + 0xa8) argument
86 #define RING_EIR(base) XE_REG((base) + 0xb0) argument
87 #define RING_EMR(base) XE_REG((base) + 0xb4) argument
[all …]
A Dxe_gsc_regs.h19 #define HECI_H_CSR(base) XE_REG((base) + 0x4) argument
30 #define HECI_FWSTS1(base) XE_REG((base) + 0xc40) argument
35 #define HECI_FWSTS2(base) XE_REG((base) + 0xc48) argument
36 #define HECI_FWSTS3(base) XE_REG((base) + 0xc60) argument
37 #define HECI_FWSTS4(base) XE_REG((base) + 0xc64) argument
38 #define HECI_FWSTS5(base) XE_REG((base) + 0xc68) argument
40 #define HECI_FWSTS6(base) XE_REG((base) + 0xc6c) argument
42 #define HECI_H_GS1(base) XE_REG((base) + 0xc4c) argument
/linux/drivers/gpu/drm/sun4i/
A Dsun8i_vi_scaler.h30 #define SUN8I_SCALER_VSU_CTRL(base) ((base) + 0x0) argument
32 #define SUN50I_SCALER_VSU_DIR_THR(base) ((base) + 0x20) argument
36 #define SUN8I_SCALER_VSU_OUTSIZE(base) ((base) + 0x40) argument
37 #define SUN8I_SCALER_VSU_YINSIZE(base) ((base) + 0x80) argument
38 #define SUN8I_SCALER_VSU_YHSTEP(base) ((base) + 0x88) argument
39 #define SUN8I_SCALER_VSU_YVSTEP(base) ((base) + 0x8c) argument
40 #define SUN8I_SCALER_VSU_YHPHASE(base) ((base) + 0x90) argument
41 #define SUN8I_SCALER_VSU_YVPHASE(base) ((base) + 0x98) argument
42 #define SUN8I_SCALER_VSU_CINSIZE(base) ((base) + 0xc0) argument
43 #define SUN8I_SCALER_VSU_CHSTEP(base) ((base) + 0xc8) argument
[all …]
A Dsun8i_ui_layer.h17 #define SUN8I_MIXER_CHAN_UI_LAYER_ATTR(base, layer) \ argument
19 #define SUN8I_MIXER_CHAN_UI_LAYER_SIZE(base, layer) \ argument
21 #define SUN8I_MIXER_CHAN_UI_LAYER_COORD(base, layer) \ argument
23 #define SUN8I_MIXER_CHAN_UI_LAYER_PITCH(base, layer) \ argument
25 #define SUN8I_MIXER_CHAN_UI_LAYER_TOP_LADDR(base, layer) \ argument
27 #define SUN8I_MIXER_CHAN_UI_LAYER_BOT_LADDR(base, layer) \ argument
29 #define SUN8I_MIXER_CHAN_UI_LAYER_FCOLOR(base, layer) \ argument
31 #define SUN8I_MIXER_CHAN_UI_TOP_HADDR(base) \ argument
33 #define SUN8I_MIXER_CHAN_UI_BOT_HADDR(base) \ argument
35 #define SUN8I_MIXER_CHAN_UI_OVL_SIZE(base) \ argument
A Dsun8i_vi_layer.h11 #define SUN8I_MIXER_CHAN_VI_LAYER_ATTR(base, layer) \ argument
13 #define SUN8I_MIXER_CHAN_VI_LAYER_SIZE(base, layer) \ argument
15 #define SUN8I_MIXER_CHAN_VI_LAYER_COORD(base, layer) \ argument
17 #define SUN8I_MIXER_CHAN_VI_LAYER_PITCH(base, layer, plane) \ argument
19 #define SUN8I_MIXER_CHAN_VI_LAYER_TOP_LADDR(base, layer, plane) \ argument
21 #define SUN8I_MIXER_CHAN_VI_OVL_SIZE(base) \ argument
23 #define SUN8I_MIXER_CHAN_VI_HDS_Y(base) \ argument
25 #define SUN8I_MIXER_CHAN_VI_HDS_UV(base) \ argument
27 #define SUN8I_MIXER_CHAN_VI_VDS_Y(base) \ argument
29 #define SUN8I_MIXER_CHAN_VI_VDS_UV(base) \ argument
A Dsun8i_ui_scaler.h26 #define SUN8I_SCALER_GSU_CTRL(base) ((base) + 0x0) argument
27 #define SUN8I_SCALER_GSU_OUTSIZE(base) ((base) + 0x40) argument
28 #define SUN8I_SCALER_GSU_INSIZE(base) ((base) + 0x80) argument
29 #define SUN8I_SCALER_GSU_HSTEP(base) ((base) + 0x88) argument
30 #define SUN8I_SCALER_GSU_VSTEP(base) ((base) + 0x8c) argument
31 #define SUN8I_SCALER_GSU_HPHASE(base) ((base) + 0x90) argument
32 #define SUN8I_SCALER_GSU_VPHASE(base) ((base) + 0x98) argument
33 #define SUN8I_SCALER_GSU_HCOEFF(base, index) ((base) + 0x200 + 0x4 * (index)) argument
/linux/drivers/media/platform/samsung/s5p-jpeg/
A Djpeg-hw-exynos4.c16 void exynos4_jpeg_sw_reset(void __iomem *base) in exynos4_jpeg_sw_reset()
183 unsigned int exynos4_jpeg_get_int_status(void __iomem *base) in exynos4_jpeg_get_int_status()
188 unsigned int exynos4_jpeg_get_fifo_status(void __iomem *base) in exynos4_jpeg_get_fifo_status()
219 void exynos4_jpeg_set_stream_buf_address(void __iomem *base, in exynos4_jpeg_set_stream_buf_address()
225 void exynos4_jpeg_set_stream_size(void __iomem *base, in exynos4_jpeg_set_stream_size()
233 void exynos4_jpeg_set_frame_buf_address(void __iomem *base, in exynos4_jpeg_set_frame_buf_address()
241 void exynos4_jpeg_set_encode_tbl_select(void __iomem *base, in exynos4_jpeg_set_encode_tbl_select()
255 void exynos4_jpeg_set_dec_components(void __iomem *base, int n) in exynos4_jpeg_set_dec_components()
293 unsigned int exynos4_jpeg_get_stream_size(void __iomem *base) in exynos4_jpeg_get_stream_size()
303 void exynos4_jpeg_get_frame_size(void __iomem *base, in exynos4_jpeg_get_frame_size()
[all …]
/linux/drivers/scsi/
A Dnsp32_io.h12 static inline void nsp32_write1(unsigned int base, in nsp32_write1()
19 static inline unsigned char nsp32_read1(unsigned int base, in nsp32_read1()
25 static inline void nsp32_write2(unsigned int base, in nsp32_write2()
32 static inline unsigned short nsp32_read2(unsigned int base, in nsp32_read2()
38 static inline void nsp32_write4(unsigned int base, in nsp32_write4()
45 static inline unsigned long nsp32_read4(unsigned int base, in nsp32_read4()
53 static inline void nsp32_mmio_write1(unsigned long base, in nsp32_mmio_write1()
74 static inline void nsp32_mmio_write2(unsigned long base, in nsp32_mmio_write2()
95 static inline void nsp32_mmio_write4(unsigned long base, in nsp32_mmio_write4()
125 static inline void nsp32_index_write1(unsigned int base, in nsp32_index_write1()
[all …]
A Daha1740.h19 #define HID0(base) (base + 0x0) argument
20 #define HID1(base) (base + 0x1) argument
21 #define HID2(base) (base + 0x2) argument
22 #define HID3(base) (base + 0x3) argument
23 #define EBCNTRL(base) (base + 0x4) argument
24 #define PORTADR(base) (base + 0x40) argument
26 #define INTDEF(base) (base + 0x42) argument
28 #define BUSDEF(base) (base + 0x44) argument
29 #define RESV0(base) (base + 0x45) argument
30 #define RESV1(base) (base + 0x46) argument
[all …]
A Dmyrb.c164 void __iomem *base = cb->io_base; in myrb_qcmd() local
807 void __iomem *base = cb->io_base; in myrb_enable_mmio() local
2667 struct myrb_hba *cb, void __iomem *base) in DAC960_LA_hw_init()
2711 void __iomem *base = cb->io_base; in DAC960_LA_intr_handler() local
2853 DAC960_PG_read_status(void __iomem *base) in DAC960_PG_read_status()
2959 void __iomem *base = cb->io_base; in DAC960_PG_intr_handler() local
3078 DAC960_PD_read_status(void __iomem *base) in DAC960_PD_read_status()
3101 void __iomem *base = cb->io_base; in DAC960_PD_qcmd() local
3155 void __iomem *base = cb->io_base; in DAC960_PD_intr_handler() local
3240 void __iomem *base = cb->io_base; in DAC960_P_qcmd() local
[all …]
/linux/drivers/gpu/drm/i915/
A Dintel_gvt_mmio_table.c69 #define RING_REG(base) _MMIO((base) + 0x28) in iterate_generic_mmio() argument
73 #define RING_REG(base) _MMIO((base) + 0x134) in iterate_generic_mmio() argument
77 #define RING_REG(base) _MMIO((base) + 0x6c) in iterate_generic_mmio() argument
91 #define RING_REG(base) _MMIO((base) + 0x29c) in iterate_generic_mmio() argument
780 #define RING_REG(base) _MMIO((base) + 0xd0) in iterate_bdw_plus_mmio() argument
784 #define RING_REG(base) _MMIO((base) + 0x230) in iterate_bdw_plus_mmio() argument
788 #define RING_REG(base) _MMIO((base) + 0x234) in iterate_bdw_plus_mmio() argument
792 #define RING_REG(base) _MMIO((base) + 0x244) in iterate_bdw_plus_mmio() argument
796 #define RING_REG(base) _MMIO((base) + 0x370) in iterate_bdw_plus_mmio() argument
800 #define RING_REG(base) _MMIO((base) + 0x3a0) in iterate_bdw_plus_mmio() argument
[all …]
/linux/arch/loongarch/lib/
A Dxor_simd.c19 #define LD(reg, base, offset) \ argument
21 #define ST(reg, base, offset) \ argument
25 #define LD_INOUT_LINE(base) \ argument
31 #define LD_AND_XOR_LINE(base) \ argument
41 #define ST_LINE(base) \ argument
62 #define LD(reg, base, offset) \ argument
64 #define ST(reg, base, offset) \ argument
68 #define LD_INOUT_LINE(base) \ argument
72 #define LD_AND_XOR_LINE(base) \ argument
78 #define ST_LINE(base) \ argument
/linux/arch/arm/mm/
A Dcache-l2x0.c134 void __iomem *base = l2x0_base; in l2c_disable() local
150 void __iomem *base = l2x0_base; in l2c_resume() local
189 void __iomem *base = l2x0_base; in l2c210_inv_range() local
208 void __iomem *base = l2x0_base; in l2c210_clean_range() local
217 void __iomem *base = l2x0_base; in l2c210_flush_range() local
226 void __iomem *base = l2x0_base; in l2c210_flush_all() local
309 void __iomem *base = l2x0_base; in l2c220_inv_range() local
336 void __iomem *base = l2x0_base; in l2c220_clean_range() local
355 void __iomem *base = l2x0_base; in l2c220_flush_range() local
469 void __iomem *base = l2x0_base; in l2c310_inv_range_erratum() local
[all …]
/linux/include/linux/
A Dkstrtox.h30 static inline int __must_check kstrtoul(const char *s, unsigned int base, unsigned long *res) in kstrtoul()
58 static inline int __must_check kstrtol(const char *s, unsigned int base, long *res) in kstrtol()
74 static inline int __must_check kstrtou64(const char *s, unsigned int base, u64 *res) in kstrtou64()
79 static inline int __must_check kstrtos64(const char *s, unsigned int base, s64 *res) in kstrtos64()
84 static inline int __must_check kstrtou32(const char *s, unsigned int base, u32 *res) in kstrtou32()
89 static inline int __must_check kstrtos32(const char *s, unsigned int base, s32 *res) in kstrtos32()
112 …t __must_check kstrtou64_from_user(const char __user *s, size_t count, unsigned int base, u64 *res) in kstrtou64_from_user()
117 …t __must_check kstrtos64_from_user(const char __user *s, size_t count, unsigned int base, s64 *res) in kstrtos64_from_user()
122 …t __must_check kstrtou32_from_user(const char __user *s, size_t count, unsigned int base, u32 *res) in kstrtou32_from_user()
127 …t __must_check kstrtos32_from_user(const char __user *s, size_t count, unsigned int base, s32 *res) in kstrtos32_from_user()
/linux/drivers/media/platform/mediatek/jpeg/
A Dmtk_jpeg_dec_hw.c217 u32 mtk_jpeg_dec_get_int_status(void __iomem *base) in mtk_jpeg_dec_get_int_status()
246 void mtk_jpeg_dec_start(void __iomem *base) in mtk_jpeg_dec_start()
252 static void mtk_jpeg_dec_soft_reset(void __iomem *base) in mtk_jpeg_dec_soft_reset()
259 static void mtk_jpeg_dec_hard_reset(void __iomem *base) in mtk_jpeg_dec_hard_reset()
265 void mtk_jpeg_dec_reset(void __iomem *base) in mtk_jpeg_dec_reset()
282 static void mtk_jpeg_dec_set_dst_bank0(void __iomem *base, u32 addr_y, in mtk_jpeg_dec_set_dst_bank0()
293 static void mtk_jpeg_dec_set_dst_bank1(void __iomem *base, u32 addr_y, in mtk_jpeg_dec_set_dst_bank1()
320 static void mtk_jpeg_dec_set_dec_mode(void __iomem *base, u32 mode) in mtk_jpeg_dec_set_dec_mode()
351 static void mtk_jpeg_dec_set_total_mcu(void __iomem *base, u32 num) in mtk_jpeg_dec_set_total_mcu()
356 static void mtk_jpeg_dec_set_comp0_du(void __iomem *base, u32 num) in mtk_jpeg_dec_set_comp0_du()
[all …]
/linux/lib/
A Dkstrtox.c26 const char *_parse_integer_fixup_radix(const char *s, unsigned int *base) in _parse_integer_fixup_radix()
132 int kstrtoull(const char *s, unsigned int base, unsigned long long *res) in kstrtoull()
156 int kstrtoll(const char *s, unsigned int base, long long *res) in kstrtoll()
181 int _kstrtoul(const char *s, unsigned int base, unsigned long *res) in _kstrtoul()
197 int _kstrtol(const char *s, unsigned int base, long *res) in _kstrtol()
228 int kstrtouint(const char *s, unsigned int base, unsigned int *res) in kstrtouint()
259 int kstrtoint(const char *s, unsigned int base, int *res) in kstrtoint()
275 int kstrtou16(const char *s, unsigned int base, u16 *res) in kstrtou16()
291 int kstrtos16(const char *s, unsigned int base, s16 *res) in kstrtos16()
307 int kstrtou8(const char *s, unsigned int base, u8 *res) in kstrtou8()
[all …]
/linux/arch/powerpc/kernel/
A Dfpu.S26 #define __REST_1FPVSR(n,c,base) \ argument
35 #define __REST_32FPVSRS(n,c,base) \ argument
44 #define __SAVE_32FPVSRS(n,c,base) \ argument
53 #define __REST_1FPVSR(n,b,base) REST_FPR(n, base) argument
54 #define __REST_32FPVSRS(n,b,base) REST_32FPRS(n, base) argument
55 #define __SAVE_32FPVSRS(n,b,base) SAVE_32FPRS(n, base) argument
57 #define REST_1FPVSR(n,c,base) __REST_1FPVSR(n,__REG_##c,__REG_##base) argument
58 #define REST_32FPVSRS(n,c,base) __REST_32FPVSRS(n,__REG_##c,__REG_##base) argument
59 #define SAVE_32FPVSRS(n,c,base) __SAVE_32FPVSRS(n,__REG_##c,__REG_##base) argument
/linux/drivers/scsi/pcmcia/
A Dnsp_io.h30 static inline void nsp_write(unsigned int base, in nsp_write()
37 static inline unsigned char nsp_read(unsigned int base, in nsp_read()
75 static inline void nsp_fifo8_read(unsigned int base, in nsp_fifo8_read()
94 static inline void nsp_fifo16_read(unsigned int base, in nsp_fifo16_read()
113 static inline void nsp_fifo32_read(unsigned int base, in nsp_fifo32_read()
132 static inline void nsp_fifo8_write(unsigned int base, in nsp_fifo8_write()
150 static inline void nsp_fifo16_write(unsigned int base, in nsp_fifo16_write()
168 static inline void nsp_fifo32_write(unsigned int base, in nsp_fifo32_write()
178 static inline void nsp_mmio_write(unsigned long base, in nsp_mmio_write()
207 static inline void nsp_mmio_index_write(unsigned long base, in nsp_mmio_index_write()
[all …]
/linux/drivers/i3c/master/mipi-i3c-hci/
A Dext_caps.c24 static int hci_extcap_hardware_id(struct i3c_hci *hci, void __iomem *base) in hci_extcap_hardware_id()
45 static int hci_extcap_master_config(struct i3c_hci *hci, void __iomem *base) in hci_extcap_master_config()
59 static int hci_extcap_multi_bus(struct i3c_hci *hci, void __iomem *base) in hci_extcap_multi_bus()
68 static int hci_extcap_xfer_modes(struct i3c_hci *hci, void __iomem *base) in hci_extcap_xfer_modes()
88 static int hci_extcap_xfer_rates(struct i3c_hci *hci, void __iomem *base) in hci_extcap_xfer_rates()
116 static int hci_extcap_auto_command(struct i3c_hci *hci, void __iomem *base) in hci_extcap_auto_command()
130 static int hci_extcap_debug(struct i3c_hci *hci, void __iomem *base) in hci_extcap_debug()
137 static int hci_extcap_scheduled_cmd(struct i3c_hci *hci, void __iomem *base) in hci_extcap_scheduled_cmd()
157 static int hci_extcap_global_DAT(struct i3c_hci *hci, void __iomem *base) in hci_extcap_global_DAT()
163 static int hci_extcap_multilane(struct i3c_hci *hci, void __iomem *base) in hci_extcap_multilane()
[all …]
/linux/drivers/s390/block/
A Ddasd_ioctl.c41 struct dasd_device *base; in dasd_ioctl_enable() local
62 struct dasd_device *base; in dasd_ioctl_disable() local
94 struct dasd_device *base; in dasd_ioctl_quiesce() local
115 struct dasd_device *base; in dasd_ioctl_resume() local
138 struct dasd_device *base; in dasd_ioctl_abortio() local
173 struct dasd_device *base; in dasd_ioctl_allowio() local
194 struct dasd_device *base; in dasd_format() local
232 struct dasd_device *base; in dasd_check_format() local
252 struct dasd_device *base; in dasd_ioctl_format() local
290 struct dasd_device *base; in dasd_ioctl_check_format() local
[all …]
/linux/drivers/media/platform/mediatek/mdp3/
A Dmtk-mdp3-comp.c62 phys_addr_t base = ctx->comp->reg_base; in init_rdma() local
94 phys_addr_t base = ctx->comp->reg_base; in config_rdma_frame() local
294 phys_addr_t base = ctx->comp->reg_base; in config_rdma_subfrm() local
382 phys_addr_t base = ctx->comp->reg_base; in wait_rdma_event() local
410 phys_addr_t base = ctx->comp->reg_base; in init_rsz() local
434 phys_addr_t base = ctx->comp->reg_base; in config_rsz_frame() local
488 phys_addr_t base = ctx->comp->reg_base; in config_rsz_subfrm() local
654 phys_addr_t base = ctx->comp->reg_base; in init_wrot() local
675 phys_addr_t base = ctx->comp->reg_base; in config_wrot_frame() local
802 phys_addr_t base = ctx->comp->reg_base; in config_wrot_subfrm() local
[all …]
/linux/arch/mips/alchemy/common/
A Dusb.c98 static inline void __au1300_usb_phyctl(void __iomem *base, int enable) in __au1300_usb_phyctl()
204 static inline void __au1300_udc_control(void __iomem *base, int enable) in __au1300_udc_control()
267 void __iomem *base = in au1300_usb_control() local
295 void __iomem *base = in au1300_usb_init() local
362 void __iomem *base = in au1200_usb_control() local
385 void __iomem *base = in au1200_usb_init() local
394 void __iomem *base = (void __iomem *)KSEG1ADDR(rb + reg); in au1000_usb_init() local
427 void __iomem *base = (void __iomem *)KSEG1ADDR(rb); in __au1xx0_ohci_control() local
514 void __iomem *base = (void __iomem *)KSEG1ADDR(br); in au1000_usb_pm() local
531 void __iomem *base = in au1200_usb_pm() local
[all …]

Completed in 74 milliseconds

12345678910>>...132