| /qemu/hw/core/ |
| A D | clock.c | 23 void clock_setup_canonical_path(Clock *clk) in clock_setup_canonical_path()
32 Clock *clk; in clock_new() local
52 void clock_clear_callback(Clock *clk) in clock_clear_callback()
57 bool clock_set(Clock *clk, uint64_t period) in clock_set()
111 void clock_propagate(Clock *clk) in clock_propagate()
117 void clock_set_source(Clock *clk, Clock *src) in clock_set_source()
130 static void clock_disconnect(Clock *clk) in clock_disconnect()
142 char *clock_display_freq(Clock *clk) in clock_display_freq()
166 Clock *clk = CLOCK(obj); in clock_period_prop_get() local
174 Clock *clk = CLOCK(obj); in clock_initfn() local
[all …]
|
| A D | clock-vmstate.c | 19 Clock *clk = opaque; in muldiv_needed() local
26 Clock *clk = opaque; in clock_pre_load() local
|
| A D | qdev-clock.c | 25 bool output, Clock *clk) in qdev_init_clocklist()
|
| A D | ptimer.c | 352 void ptimer_set_period_from_clock(ptimer_state *s, const Clock *clk, in ptimer_set_period_from_clock()
|
| /qemu/hw/misc/ |
| A D | omap_clk.c | 27 struct clk { struct
30 struct clk *parent; argument
31 struct clk *child1; argument
32 struct clk *sibling; argument
42 int enabled; /* Is enabled, regardless of its input clk */ argument
50 static struct clk xtal_osc12m = { argument
600 void omap_clk_get(struct clk *clk) in omap_clk_get()
605 void omap_clk_put(struct clk *clk) in omap_clk_put()
611 static void omap_clk_update(struct clk *clk) in omap_clk_update()
680 void omap_clk_onoff(struct clk *clk, int on) in omap_clk_onoff()
[all …]
|
| A D | npcm7xx_clk.c | 201 static void npcm7xx_clk_update_all_plls(NPCM7xxCLKState *clk) in npcm7xx_clk_update_all_plls()
210 static void npcm7xx_clk_update_all_sels(NPCM7xxCLKState *clk) in npcm7xx_clk_update_all_sels()
219 static void npcm7xx_clk_update_all_dividers(NPCM7xxCLKState *clk) in npcm7xx_clk_update_all_dividers()
228 static void npcm7xx_clk_update_all_clocks(NPCM7xxCLKState *clk) in npcm7xx_clk_update_all_clocks()
638 NPCM7xxCLKState *clk, const PLLInitInfo *init_info) in npcm7xx_init_clock_pll()
650 NPCM7xxCLKState *clk, const SELInitInfo *init_info) in npcm7xx_init_clock_sel()
667 NPCM7xxCLKState *clk, const DividerInitInfo *init_info) in npcm7xx_init_clock_divider()
686 static Clock *npcm7xx_get_clock(NPCM7xxCLKState *clk, ClockSrcType type, in npcm7xx_get_clock()
703 static void npcm7xx_connect_clocks(NPCM7xxCLKState *clk) in npcm7xx_connect_clocks()
845 NPCM7xxCLKState *clk = NPCM7XX_CLK(opaque); in npcm7xx_clk_perform_watchdog_reset() local
[all …]
|
| /qemu/include/hw/ |
| A D | clock.h | 174 static inline bool clock_has_source(const Clock *clk) in clock_has_source()
190 static inline bool clock_set_hz(Clock *clk, unsigned hz) in clock_set_hz()
195 static inline bool clock_set_ns(Clock *clk, unsigned ns) in clock_set_ns()
221 static inline void clock_update(Clock *clk, uint64_t value) in clock_update()
228 static inline void clock_update_hz(Clock *clk, unsigned hz) in clock_update_hz()
233 static inline void clock_update_ns(Clock *clk, unsigned ns) in clock_update_ns()
244 static inline uint64_t clock_get(const Clock *clk) in clock_get()
249 static inline unsigned clock_get_hz(Clock *clk) in clock_get_hz()
275 static inline uint64_t clock_ticks_to_ns(const Clock *clk, uint64_t ticks) in clock_ticks_to_ns()
313 static inline uint64_t clock_ns_to_ticks(const Clock *clk, uint64_t ns) in clock_ns_to_ticks()
[all …]
|
| /qemu/hw/arm/ |
| A D | omap1.c | 108 omap_clk clk; member
1510 omap_clk clk; in omap_clkm_ckctl_update() local
1557 omap_clk clk; in omap_clkm_idlect1_update() local
1591 omap_clk clk; in omap_clkm_idlect2_update() local
1614 omap_clk clk; in omap_clkm_ckout1_update() local
1674 omap_clk clk; in omap_clkm_write() local
1789 omap_clk clk; in omap_clkdsp_idlect1_update() local
1797 omap_clk clk; in omap_clkdsp_idlect2_update() local
1910 int clk; member
2328 int clk; member
[all …]
|
| /qemu/include/hw/timer/ |
| A D | sse-counter.h | 47 Clock *clk; member
|
| A D | stellaris-gptm.h | 48 Clock *clk; member
|
| /qemu/include/hw/misc/ |
| A D | npcm7xx_clk.h | 97 NPCM7xxCLKState *clk; member
118 NPCM7xxCLKState *clk; member
143 NPCM7xxCLKState *clk; member
|
| A D | stm32l4x5_syscfg.h | 51 Clock *clk; member
|
| /qemu/hw/gpio/ |
| A D | omap_gpio.c | 49 void *clk; member
223 void omap_gpio_set_clk(Omap1GpioState *gpio, omap_clk clk) in omap_gpio_set_clk()
|
| /qemu/include/hw/input/ |
| A D | pl050.h | 33 uint32_t clk; member
|
| /qemu/hw/i2c/ |
| A D | omap_i2c.c | 504 void omap_i2c_set_iclk(OMAPI2CState *i2c, omap_clk clk) in omap_i2c_set_iclk()
509 void omap_i2c_set_fclk(OMAPI2CState *i2c, omap_clk clk) in omap_i2c_set_fclk()
|
| /qemu/hw/intc/ |
| A D | omap_intc.c | 368 void omap_intc_set_iclk(OMAPIntcState *intc, omap_clk clk) in omap_intc_set_iclk()
373 void omap_intc_set_fclk(OMAPIntcState *intc, omap_clk clk) in omap_intc_set_fclk()
|
| /qemu/include/hw/gpio/ |
| A D | stm32l4x5_gpio.h | 67 Clock *clk; member
|
| /qemu/include/hw/char/ |
| A D | stm32l4x5_usart.h | 55 Clock *clk; member
|
| A D | pl011.h | 52 Clock *clk; member
|
| /qemu/include/hw/ssi/ |
| A D | bcm2835_spi.h | 74 uint32_t clk; member
|
| /qemu/hw/sd/ |
| A D | omap_mmc.c | 33 omap_clk clk; member
589 qemu_irq irq, qemu_irq dma[], omap_clk clk) in omap_mmc_init()
|
| /qemu/include/hw/ppc/ |
| A D | ppc.h | 18 static inline void clk_setup (clk_setup_t *clk, uint32_t freq) in clk_setup() argument
|
| /qemu/hw/adc/ |
| A D | npcm7xx_adc.c | 73 static void npcm7xx_adc_start_timer(Clock *clk, QEMUTimer *timer, in npcm7xx_adc_start_timer()
|
| /qemu/include/hw/arm/ |
| A D | npcm7xx.h | 93 NPCM7xxCLKState clk; member
|
| /qemu/tests/qtest/ |
| A D | npcm7xx_pwm-test.c | 491 static int32_t mft_compute_cnt(uint32_t rpm, uint64_t clk) in mft_compute_cnt()
511 uint64_t clk = read_pclk(qts, true); in mft_verify_rpm() local
|