Home
last modified time | relevance | path

Searched defs:clk_src (Results 1 – 12 of 12) sorted by relevance

/u-boot/arch/arm/mach-imx/imx8ulp/
A Dcgc.c61 static void cgc1_set_a35_clk(u32 clk_src, u32 div_core) in cgc1_set_a35_clk()
93 void cgc1_enet_stamp_sel(u32 clk_src) in cgc1_enet_stamp_sel()
/u-boot/drivers/mmc/
A Dmeson_gx_mmc.c48 unsigned int clk, clk_src, clk_div; in meson_mmc_config_clock() local
/u-boot/drivers/phy/marvell/
A Dcomphy_core.h28 bool clk_src; member
A Dcomphy_cp110.c35 #define COMPHY_FW_PCIE_FORMAT(pcie_width, clk_src, mode, speeds) \ argument
/u-boot/drivers/i2c/
A Dmtk_i2c.c290 static int mtk_i2c_calculate_speed(uint clk_src, in mtk_i2c_calculate_speed()
376 uint clk_src; in mtk_i2c_set_speed() local
/u-boot/drivers/spi/
A Dmxc_spi.c182 u32 clk_src; in spi_cfg_mxc() local
216 u32 clk_src = mxc_get_clock(MXC_CSPI_CLK); in spi_cfg_mxc() local
/u-boot/drivers/video/nexell/soc/
A Ds5pxx18_soc_disptop_clk.c152 u32 clk_src) in nx_disp_top_clkgen_set_clock_source()
A Ds5pxx18_soc_dpc.c252 void nx_dpc_set_clock_source(u32 module_index, u32 index, u32 clk_src) in nx_dpc_set_clock_source()
/u-boot/drivers/clk/rockchip/
A Dclk_rk3588.c1312 u32 reg, clk_src, uart_src, div; in rk3588_uart_set_rate() local
1421 u32 clk_src, div; in rk3588_pciephy_set_rate() local
A Dclk_px30.c423 u32 clk_src = priv->gpll_hz / 2; in px30_i2s_get_clk() local
449 u32 clk_src; in px30_i2s_set_clk() local
A Dclk_rk3568.c2254 u32 reg, clk_src, uart_src, div; in rk3568_uart_set_rate() local
/u-boot/arch/arm/mach-imx/mx5/
A Dclock.c798 u32 clk_src; in config_ddr_clk() local

Completed in 83 milliseconds