| /linux/drivers/clk/samsung/ |
| A D | clk-exynosautov920.c | 341 PNAME(mout_shared0_pll_p) = { "oscclk", "fout_shared0_pll" }; 342 PNAME(mout_shared1_pll_p) = { "oscclk", "fout_shared1_pll" }; 343 PNAME(mout_shared2_pll_p) = { "oscclk", "fout_shared2_pll" }; 344 PNAME(mout_shared3_pll_p) = { "oscclk", "fout_shared3_pll" }; 345 PNAME(mout_shared4_pll_p) = { "oscclk", "fout_shared4_pll" }; 346 PNAME(mout_shared5_pll_p) = { "oscclk", "fout_shared5_pll" }; 347 PNAME(mout_mmc_pll_p) = { "oscclk", "fout_mmc_pll" }; 352 PNAME(mout_clkcmu_cmu_cmuref_p) = { "oscclk", "dout_cmu_boost" }; 410 PNAME(mout_clkcmu_dptx_dpgtc_p) = { "oscclk", "dout_shared2_div3", 449 PNAME(mout_clkcmu_hsi1_usbdrd_p) = { "oscclk", "dout_shared2_div3", [all …]
|
| A D | clk-exynos5420.c | 300 PNAME(mout_apll_p) = {"fin_pll", "fout_apll"}; 301 PNAME(mout_bpll_p) = {"fin_pll", "fout_bpll"}; 302 PNAME(mout_cpll_p) = {"fin_pll", "fout_cpll"}; 303 PNAME(mout_dpll_p) = {"fin_pll", "fout_dpll"}; 304 PNAME(mout_epll_p) = {"fin_pll", "fout_epll"}; 305 PNAME(mout_ipll_p) = {"fin_pll", "fout_ipll"}; 306 PNAME(mout_kpll_p) = {"fin_pll", "fout_kpll"}; 307 PNAME(mout_mpll_p) = {"fin_pll", "fout_mpll"}; 308 PNAME(mout_rpll_p) = {"fin_pll", "fout_rpll"}; 309 PNAME(mout_spll_p) = {"fin_pll", "fout_spll"}; [all …]
|
| A D | clk-exynos5260.c | 103 PNAME(mout_aud_pll_user_p) = {"fin_pll", "fout_aud_pll"}; 197 PNAME(mout_phyclk_hdmi_phy_ref_clko_user_p) = {"fin_pll", 207 PNAME(mout_phyclk_dptx_phy_clk_div2_user_p) = {"fin_pll", 373 PNAME(mout_egl_b_p) = {"mout_egl_pll", "dout_bus_pll"}; 374 PNAME(mout_egl_pll_p) = {"fin_pll", "fout_egl_pll"}; 628 PNAME(mout_g3d_pll_p) = {"fin_pll", "fout_g3d_pll"}; 944 PNAME(mout_kfc_pll_p) = {"fin_pll", "fout_kfc_pll"}; 1083 PNAME(mout_mem_pll_p) = {"fin_pll", "fout_mem_pll"}; 1084 PNAME(mout_bus_pll_p) = {"fin_pll", "fout_bus_pll"}; 1485 PNAME(mout_aud_pll_p) = {"fin_pll", "fout_aud_pll"}; [all …]
|
| A D | clk-exynos7.c | 51 PNAME(mout_topc_group2) = { "mout_topc_bus0_pll_half", 55 PNAME(mout_topc_bus0_pll_half_p) = { "mout_topc_bus0_pll", 57 PNAME(mout_topc_bus1_pll_half_p) = { "mout_topc_bus1_pll", 59 PNAME(mout_topc_cc_pll_half_p) = { "mout_topc_cc_pll", 61 PNAME(mout_topc_mfc_pll_half_p) = { "mout_topc_mfc_pll", 65 PNAME(mout_topc_bus0_pll_out_p) = {"mout_topc_bus0_pll", 240 PNAME(mout_top0_cc_pll_half_p) = {"mout_top0_cc_pll_user", 245 PNAME(mout_top0_group1) = {"mout_top0_bus0_pll_half", 248 PNAME(mout_top0_group3) = {"ioclk_audiocdclk0", 433 PNAME(mout_top1_group1) = {"mout_top1_bus0_pll_half", [all …]
|
| A D | clk-exynos7885.c | 166 PNAME(mout_shared0_pll_p) = { "oscclk", "fout_shared0_pll" }; 167 PNAME(mout_shared1_pll_p) = { "oscclk", "fout_shared1_pll" }; 179 PNAME(mout_peri_spi0_p) = { "oscclk", "dout_shared0_div4" }; 180 PNAME(mout_peri_spi1_p) = { "oscclk", "dout_shared0_div4" }; 181 PNAME(mout_peri_uart0_p) = { "oscclk", "dout_shared0_div4" }; 182 PNAME(mout_peri_uart1_p) = { "oscclk", "dout_shared0_div4" }; 183 PNAME(mout_peri_uart2_p) = { "oscclk", "dout_shared0_div4" }; 184 PNAME(mout_peri_usi0_p) = { "oscclk", "dout_shared0_div4" }; 185 PNAME(mout_peri_usi1_p) = { "oscclk", "dout_shared0_div4" }; 625 PNAME(mout_core_gic_p) = { "dout_core_busp", "oscclk" }; [all …]
|
| A D | clk-exynos850.c | 247 PNAME(mout_mmc_pll_p) = { "oscclk", "fout_mmc_pll" }; 305 PNAME(mout_peri_ip_p) = { "oscclk", "dout_shared0_div4", 833 PNAME(mout_aud_pll_p) = { "oscclk", "fout_aud_pll" }; 834 PNAME(mout_aud_cpu_user_p) = { "oscclk", "dout_aud" }; 836 PNAME(mout_aud_cpu_hch_p) = { "mout_aud_cpu", "oscclk" }; 1039 PNAME(mout_cmgp_adc_p) = { "oscclk", "dout_cmgp_adc" }; 1155 PNAME(mout_cpucl0_pll_p) = { "mout_pll_cpucl0", 1367 PNAME(mout_cpucl1_pll_p) = { "mout_pll_cpucl1", 1505 PNAME(mout_g3d_pll_p) = { "oscclk", "fout_g3d_pll" }; 1610 PNAME(mout_hsi_rtc_p) = { "rtcclk", "oscclk" }; [all …]
|
| A D | clk-exynos5433.c | 2005 PNAME(mout_phyclk_usbhost20_phy_hsic1_p) 2013 PNAME(mout_phyclk_usbdrd30_udrd30_pipe_pclk_p) 2017 PNAME(mout_phyclk_ufs_rx1_symbol_user_p) 2019 PNAME(mout_phyclk_ufs_rx0_symbol_user_p) 2021 PNAME(mout_phyclk_ufs_tx1_symbol_user_p) 2023 PNAME(mout_phyclk_ufs_tx0_symbol_user_p) 2025 PNAME(mout_phyclk_lli_mphy_to_ufs_user_p) 2027 PNAME(mout_sclk_mphy_p) 2608 PNAME(mout_sclk_decon_tv_vclk_c_disp_p) = { 3585 PNAME(mout_apollo_p) = { "mout_apollo_pll", [all …]
|
| A D | clk-exynosautov9.c | 367 PNAME(mout_shared0_pll_p) = { "oscclk", "fout_shared0_pll" }; 368 PNAME(mout_shared1_pll_p) = { "oscclk", "fout_shared1_pll" }; 369 PNAME(mout_shared2_pll_p) = { "oscclk", "fout_shared2_pll" }; 370 PNAME(mout_shared3_pll_p) = { "oscclk", "fout_shared3_pll" }; 371 PNAME(mout_shared4_pll_p) = { "oscclk", "fout_shared4_pll" }; 392 PNAME(mout_clkcmu_cpucl0_switch_p) = { 395 PNAME(mout_clkcmu_cpucl0_cluster_p) = { 407 PNAME(mout_clkcmu_fsys0_bus_p) = { 413 PNAME(mout_clkcmu_fsys1_usbdrd_p) = { 416 PNAME(mout_clkcmu_fsys1_mmc_card_p) = { [all …]
|
| A D | clk-gs101.c | 744 PNAME(mout_cmu_dpu_p) = { "dout_cmu_shared0_div3", 751 PNAME(mout_cmu_eh_bus_p) = { "dout_cmu_shared0_div2", 781 PNAME(mout_cmu_g3d_glb_p) = { "dout_cmu_shared0_div2", 912 PNAME(mout_cmu_top_boost_option1_p) = { "oscclk", 918 PNAME(mout_cmu_tpu_bus_p) = { "dout_cmu_shared0_div2", 2128 PNAME(mout_hsi0_alt_user_p) = { "oscclk", 2134 PNAME(mout_hsi0_usb31drd_user_p) = { "oscclk", 2136 PNAME(mout_hsi0_usbdpdbg_user_p) = { "oscclk", 2138 PNAME(mout_hsi0_bus_p) = { "mout_hsi0_bus_user", 2140 PNAME(mout_hsi0_usb20_ref_p) = { "fout_usb_pll", [all …]
|
| A D | clk-exynos5250.c | 173 PNAME(mout_apll_p) = { "fin_pll", "fout_apll", }; 174 PNAME(mout_cpu_p) = { "mout_apll", "mout_mpll", }; 176 PNAME(mout_mpll_p) = { "fin_pll", "mout_mpll_fout" }; 178 PNAME(mout_bpll_p) = { "fin_pll", "mout_bpll_fout" }; 180 PNAME(mout_vpll_p) = { "mout_vpllsrc", "fout_vpll" }; 181 PNAME(mout_cpll_p) = { "fin_pll", "fout_cpll" }; 182 PNAME(mout_epll_p) = { "fin_pll", "fout_epll" }; 183 PNAME(mout_gpll_p) = { "fin_pll", "fout_gpll" }; 184 PNAME(mout_mpll_user_p) = { "fin_pll", "mout_mpll" }; 185 PNAME(mout_bpll_user_p) = { "fin_pll", "mout_bpll" }; [all …]
|
| A D | clk-exynos5410.c | 70 PNAME(apll_p) = { "fin_pll", "fout_apll", }; 71 PNAME(bpll_p) = { "fin_pll", "fout_bpll", }; 72 PNAME(cpll_p) = { "fin_pll", "fout_cpll" }; 73 PNAME(epll_p) = { "fin_pll", "fout_epll" }; 74 PNAME(mpll_p) = { "fin_pll", "fout_mpll", }; 75 PNAME(kpll_p) = { "fin_pll", "fout_kpll", }; 77 PNAME(mout_cpu_p) = { "mout_apll", "sclk_mpll", }; 78 PNAME(mout_kfc_p) = { "mout_kpll", "sclk_mpll", }; 80 PNAME(mpll_user_p) = { "fin_pll", "sclk_mpll", }; 81 PNAME(bpll_user_p) = { "fin_pll", "sclk_bpll", }; [all …]
|
| A D | clk-exynos4.c | 283 PNAME(mout_apll_p) = { "fin_pll", "fout_apll", }; 284 PNAME(mout_mpll_p) = { "fin_pll", "fout_mpll", }; 285 PNAME(mout_epll_p) = { "fin_pll", "fout_epll", }; 286 PNAME(mout_vpllsrc_p) = { "fin_pll", "sclk_hdmi24m", }; 287 PNAME(mout_vpll_p) = { "fin_pll", "fout_vpll", }; 288 PNAME(sclk_evpll_p) = { "sclk_epll", "sclk_vpll", }; 289 PNAME(mout_mfc_p) = { "mout_mfc0", "mout_mfc1", }; 290 PNAME(mout_g3d_p) = { "mout_g3d0", "mout_g3d1", }; 291 PNAME(mout_g2d_p) = { "mout_g2d0", "mout_g2d1", }; 293 PNAME(mout_jpeg_p) = { "mout_jpeg0", "mout_jpeg1", }; [all …]
|
| A D | clk-exynos3250.c | 179 PNAME(mout_vpllsrc_p) = { "fin_pll", }; 181 PNAME(mout_apll_p) = { "fin_pll", "fout_apll", }; 182 PNAME(mout_mpll_p) = { "fin_pll", "fout_mpll", }; 183 PNAME(mout_vpll_p) = { "fin_pll", "fout_vpll", }; 184 PNAME(mout_upll_p) = { "fin_pll", "fout_upll", }; 194 PNAME(mout_gdl_p) = { "mout_mpll_user_l", }; 195 PNAME(mout_gdr_p) = { "mout_mpll_user_r", }; 197 PNAME(mout_aclk_400_mcuisp_sub_p) 200 PNAME(mout_aclk_266_1_p) = { "mout_epll_user", }; 206 PNAME(group_sclk_p) = { "xxti", "xusbxti", [all …]
|
| /linux/drivers/clk/rockchip/ |
| A D | clk-rk3568.c | 217 PNAME(mux_pll_p) = { "xin24m" }; 220 PNAME(mux_armclk_p) = { "apll", "gpll" }; 243 PNAME(npll_gpll_p) = { "npll", "gpll" }; 244 PNAME(cpll_gpll_p) = { "cpll", "gpll" }; 245 PNAME(gpll_cpll_p) = { "gpll", "cpll" }; 254 PNAME(clk_ddr1x_p) = { "clk_ddrphy1x_src", "dpll" }; 290 PNAME(xin24m_32k_p) = { "xin24m", "clk_rtc_32k" }; 311 PNAME(clk_hdmi_ref_p) = { "hpll", "hpll_ph0" }; 312 PNAME(clk_pdpmu_p) = { "ppll", "gpll" }; 314 PNAME(clk_pwm0_p) = { "xin24m", "clk_pdpmu" }; [all …]
|
| A D | clk-rk3308.c | 122 PNAME(mux_pll_p) = { "xin24m" }; 125 PNAME(mux_dpll_vpll0_p) = { "dpll", "vpll0" }; 127 PNAME(mux_dpll_vpll0_vpll1_p) = { "dpll", "vpll0", "vpll1" }; 130 PNAME(mux_vpll0_vpll1_p) = { "vpll0", "vpll1" }; 140 PNAME(mux_sdio_p) = { "clk_sdio_div", "clk_sdio_div50" }; 141 PNAME(mux_emmc_p) = { "clk_emmc_div", "clk_emmc_div50" }; 142 PNAME(mux_mac_p) = { "clk_mac_src", "mac_clkin" }; 148 PNAME(mux_wifi_p) = { "clk_wifi_osc", "clk_wifi_src" }; 149 PNAME(mux_pdm_p) = { "clk_pdm_src", "clk_pdm_frac" }; 171 PNAME(mux_i2s0_2ch_out_p) = { "clk_i2s0_2ch", "xin12m" }; [all …]
|
| A D | clk-px30.c | 137 PNAME(mux_pll_p) = { "xin24m"}; 139 PNAME(mux_armclk_p) = { "apll_core", "gpll_core" }; 140 PNAME(mux_ddrphy_p) = { "dpll_ddr", "gpll_ddr" }; 143 PNAME(mux_cpll_npll_p) = { "cpll", "npll" }; 144 PNAME(mux_npll_cpll_p) = { "npll", "cpll" }; 145 PNAME(mux_gpll_cpll_p) = { "gpll", "dummy_cpll" }; 146 PNAME(mux_gpll_npll_p) = { "gpll", "npll" }; 147 PNAME(mux_gpll_xin24m_p) = { "gpll", "xin24m"}; 158 PNAME(mux_i2s1_out_p) = { "clk_i2s1", "xin12m"}; 159 PNAME(mux_i2s2_out_p) = { "clk_i2s2", "xin12m"}; [all …]
|
| A D | clk-rk3576.c | 278 PNAME(mux_pll_p) = { "xin24m", "xin32k" }; 279 PNAME(mux_24m_32k_p) = { "xin24m", "xin_osc0_div" }; 280 PNAME(mux_armclkl_p) = { "xin24m", "pll_lpll", "lpll" }; 282 PNAME(gpll_24m_p) = { "gpll", "xin24m" }; 283 PNAME(cpll_24m_p) = { "cpll", "xin24m" }; 284 PNAME(gpll_cpll_p) = { "gpll", "cpll" }; 285 PNAME(gpll_spll_p) = { "gpll", "spll" }; 286 PNAME(gpll_cpll_aupll_p) = { "gpll", "cpll", "aupll" }; 287 PNAME(gpll_cpll_24m_p) = { "gpll", "cpll", "xin24m" }; 310 PNAME(mux_100m_24m_p) = { "clk_cpll_div10", "xin24m" }; [all …]
|
| A D | clk-rk3228.c | 132 PNAME(mux_pll_p) = { "clk_24m", "xin24m" }; 137 PNAME(mux_usb480m_p) = { "usb480m_phy", "xin24m" }; 138 PNAME(mux_hdmiphy_p) = { "hdmiphy_phy", "xin24m" }; 142 PNAME(mux_pll_src_3plls_p) = { "cpll", "gpll", "hdmiphy" }; 143 PNAME(mux_pll_src_2plls_p) = { "cpll", "gpll" }; 144 PNAME(mux_sclk_hdmi_cec_p) = { "cpll", "gpll", "xin24m" }; 151 PNAME(mux_sclk_vop_src_p) = { "gpll_vop", "cpll_vop" }; 152 PNAME(mux_dclk_vop_p) = { "hdmiphy", "sclk_vop_pre" }; 156 PNAME(mux_i2s_out_p) = { "i2s1_pre", "xin12m" }; 157 PNAME(mux_i2s2_p) = { "i2s2_src", "i2s2_frac", "xin12m" }; [all …]
|
| A D | clk-rv1108.c | 119 PNAME(mux_pll_p) = { "xin24m", "xin24m"}; 122 PNAME(mux_usb480m_pre_p) = { "usbphy", "xin24m" }; 123 PNAME(mux_hdmiphy_phy_p) = { "hdmiphy", "xin24m" }; 126 PNAME(mux_pll_src_2plls_p) = { "dpll", "gpll" }; 127 PNAME(mux_pll_src_apll_gpll_p) = { "apll", "gpll" }; 135 PNAME(mux_sclk_mac_p) = { "sclk_mac_pre", "ext_gmac" }; 137 PNAME(mux_i2s_out_p) = { "i2s0_pre", "xin12m" }; 140 PNAME(mux_wifi_src_p) = { "gpll", "xin24m" }; 141 PNAME(mux_cifout_src_p) = { "hdmiphy", "gpll" }; 142 PNAME(mux_cifout_p) = { "sclk_cifout_src", "xin24m" }; [all …]
|
| A D | clk-rv1126.c | 145 PNAME(mux_pll_p) = { "xin24m" }; 150 PNAME(mux_xin24m_gpll_p) = { "xin24m", "gpll" }; 151 PNAME(mux_gpll_xin24m_p) = { "gpll", "xin24m" }; 152 PNAME(mux_xin24m_32k_p) = { "xin24m", "clk_rtc32k" }; 157 PNAME(mux_armclk_p) = { "gpll", "cpll", "apll" }; 159 PNAME(mux_gpll_cpll_p) = { "gpll", "cpll" }; 167 PNAME(mux_cpll_gpll_p) = { "cpll", "gpll" }; 173 PNAME(mux_i2s1_out2io_p) = { "mclk_i2s1", "xin12m" }; 175 PNAME(mux_i2s2_out2io_p) = { "mclk_i2s2", "xin12m" }; 179 PNAME(mux_usb480m_gpll_p) = { "usb480m", "gpll" }; [all …]
|
| A D | clk-rk3588.c | 444 PNAME(mux_pll_p) = { "xin24m", "xin32k" }; 445 PNAME(mux_armclkl_p) = { "xin24m", "gpll", "lpll" }; 449 PNAME(gpll_24m_p) = { "gpll", "xin24m" }; 450 PNAME(gpll_aupll_p) = { "gpll", "aupll" }; 451 PNAME(gpll_lpll_p) = { "gpll", "lpll" }; 452 PNAME(gpll_cpll_p) = { "gpll", "cpll" }; 453 PNAME(gpll_spll_p) = { "gpll", "spll" }; 454 PNAME(gpll_cpll_24m_p) = { "gpll", "cpll", "xin24m"}; 456 PNAME(gpll_cpll_npll_p) = { "gpll", "cpll", "npll"}; 468 PNAME(mux_24m_32k_p) = { "xin24m", "xin32k" }; [all …]
|
| A D | clk-rk3328.c | 143 PNAME(mux_pll_p) = { "xin24m" }; 151 PNAME(mux_4plls_p) = { "cpll", "gpll", 160 PNAME(mux_armclk_p) = { "apll_core", 165 PNAME(mux_usb480m_p) = { "usb480m_phy", 168 PNAME(mux_i2s0_p) = { "clk_i2s0_div", 172 PNAME(mux_i2s1_p) = { "clk_i2s1_div", 176 PNAME(mux_i2s2_p) = { "clk_i2s2_div", 182 PNAME(mux_spdif_p) = { "clk_spdif_div", 186 PNAME(mux_uart0_p) = { "clk_uart0_div", 198 PNAME(mux_dclk_lcdc_p) = { "hdmiphy", [all …]
|
| A D | clk-rk3399.c | 109 PNAME(mux_pll_p) = { "xin24m", "xin32k" }; 111 PNAME(mux_armclkl_p) = { "clk_core_l_lpll_src", 119 PNAME(mux_ddrclk_p) = { "clk_ddrc_lpll_src", 123 PNAME(mux_aclk_cci_p) = { "cpll_aclk_cci_src", 127 PNAME(mux_cci_trace_p) = { "cpll_cci_trace", 129 PNAME(mux_cs_p) = { "cpll_cs", "gpll_cs", 158 PNAME(mux_dclk_vop0_p) = { "dclk_vop0_div", 160 PNAME(mux_dclk_vop1_p) = { "dclk_vop1_div", 200 PNAME(mux_i2sch_p) = { "clk_i2s0", "clk_i2s1", 210 PNAME(mux_ppll_24m_p) = { "ppll", "xin24m" }; [all …]
|
| A D | clk-rk3368.c | 90 PNAME(mux_pll_p) = { "xin24m", "xin32k" }; 91 PNAME(mux_armclkb_p) = { "apllb_core", "gpllb_core" }; 92 PNAME(mux_armclkl_p) = { "aplll_core", "gplll_core" }; 93 PNAME(mux_ddrphy_p) = { "dpll_ddr", "gpll_ddr" }; 97 PNAME(mux_pll_src_cpll_gpll_p) = { "cpll", "gpll" }; 112 PNAME(mux_i2s_2ch_p) = { "i2s_2ch_src", "i2s_2ch_frac", 116 PNAME(mux_edp_24m_p) = { "xin24m", "dummy" }; 117 PNAME(mux_vip_out_p) = { "vip_src", "xin24m" }; 118 PNAME(mux_usbphy480m_p) = { "usbotg_out", "xin24m" }; 123 PNAME(mux_uart2_p) = { "uart2_src", "xin24m" }; [all …]
|
| /linux/drivers/clk/pistachio/ |
| A D | clk-pistachio.c | 106 PNAME(mux_xtal_mips) = { "xtal", "mips_pll" }; 109 PNAME(mux_xtal_rpu_v) = { "xtal", "rpu_v_pll" }; 110 PNAME(mux_xtal_rpu_l) = { "xtal", "rpu_l_pll" }; 112 PNAME(mux_xtal_wifi) = { "xtal", "wifi_pll" }; 113 PNAME(mux_xtal_wifi_div4) = { "xtal", "wifi_div4" }; 114 PNAME(mux_xtal_wifi_div8) = { "xtal", "wifi_div8" }; 117 PNAME(mux_xtal_sys) = { "xtal", "sys_pll" }; 118 PNAME(mux_sys_enet) = { "sys_internal_div", "enet_in" }; 120 PNAME(mux_sys_bt) = { "sys_internal_div", "bt_pll_mux" }; 121 PNAME(mux_xtal_bt) = { "xtal", "bt_pll" }; [all …]
|