Home
last modified time | relevance | path

Searched refs:AMDGPU_IRQ_STATE_DISABLE (Results 1 – 25 of 32) sorted by relevance

12

/linux/drivers/gpu/drm/amd/amdgpu/
A Damdgpu_irq.h42 AMDGPU_IRQ_STATE_DISABLE, enumerator
A Damdgpu_irq.c143 AMDGPU_IRQ_STATE_DISABLE); in amdgpu_irq_disable_all()
540 state = AMDGPU_IRQ_STATE_DISABLE; in amdgpu_irq_update()
A Dsi_dma.c590 case AMDGPU_IRQ_STATE_DISABLE: in si_dma_set_trap_irq_state()
606 case AMDGPU_IRQ_STATE_DISABLE: in si_dma_set_trap_irq_state()
A Dsdma_v2_4.c998 case AMDGPU_IRQ_STATE_DISABLE: in sdma_v2_4_set_trap_irq_state()
1014 case AMDGPU_IRQ_STATE_DISABLE: in sdma_v2_4_set_trap_irq_state()
A Damdgpu_vkms.c189 amdgpu_crtc->vsync_timer_enabled = AMDGPU_IRQ_STATE_DISABLE; in amdgpu_vkms_crtc_init()
A Dcik_sdma.c1107 case AMDGPU_IRQ_STATE_DISABLE: in cik_sdma_set_trap_irq_state()
1123 case AMDGPU_IRQ_STATE_DISABLE: in cik_sdma_set_trap_irq_state()
A Dsdma_v3_0.c1334 case AMDGPU_IRQ_STATE_DISABLE: in sdma_v3_0_set_trap_irq_state()
1350 case AMDGPU_IRQ_STATE_DISABLE: in sdma_v3_0_set_trap_irq_state()
A Ddce_v8_0.c2937 case AMDGPU_IRQ_STATE_DISABLE: in dce_v8_0_set_crtc_vblank_interrupt_state()
2988 case AMDGPU_IRQ_STATE_DISABLE: in dce_v8_0_set_crtc_vline_interrupt_state()
3016 case AMDGPU_IRQ_STATE_DISABLE: in dce_v8_0_set_hpd_interrupt_state()
3131 if (state == AMDGPU_IRQ_STATE_DISABLE) in dce_v8_0_set_pageflip_interrupt_state()
A Dgmc_v11_0.c67 case AMDGPU_IRQ_STATE_DISABLE: in gmc_v11_0_vm_fault_interrupt_state()
A Dgmc_v12_0.c58 case AMDGPU_IRQ_STATE_DISABLE: in gmc_v12_0_vm_fault_interrupt_state()
A Dgmc_v6_0.c1033 case AMDGPU_IRQ_STATE_DISABLE: in gmc_v6_0_vm_fault_interrupt_state()
A Dgfx_v6_0.c3204 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v6_0_set_gfx_eop_interrupt_state()
3225 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v6_0_set_compute_eop_interrupt_state()
3267 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v6_0_set_priv_reg_fault_state()
3292 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v6_0_set_priv_inst_fault_state()
A Ddce_v10_0.c3002 case AMDGPU_IRQ_STATE_DISABLE: in dce_v10_0_set_crtc_vblank_interrupt_state()
3031 case AMDGPU_IRQ_STATE_DISABLE: in dce_v10_0_set_crtc_vline_interrupt_state()
3061 case AMDGPU_IRQ_STATE_DISABLE: in dce_v10_0_set_hpd_irq_state()
3139 if (state == AMDGPU_IRQ_STATE_DISABLE) in dce_v10_0_set_pageflip_irq_state()
A Dgmc_v10_0.c68 case AMDGPU_IRQ_STATE_DISABLE: in gmc_v10_0_vm_fault_interrupt_state()
A Ddce_v11_0.c3133 case AMDGPU_IRQ_STATE_DISABLE: in dce_v11_0_set_crtc_vblank_interrupt_state()
3162 case AMDGPU_IRQ_STATE_DISABLE: in dce_v11_0_set_crtc_vline_interrupt_state()
3192 case AMDGPU_IRQ_STATE_DISABLE: in dce_v11_0_set_hpd_irq_state()
3270 if (state == AMDGPU_IRQ_STATE_DISABLE) in dce_v11_0_set_pageflip_irq_state()
A Dgmc_v9_0.c430 case AMDGPU_IRQ_STATE_DISABLE: in gmc_v9_0_ecc_interrupt_state()
482 case AMDGPU_IRQ_STATE_DISABLE: in gmc_v9_0_vm_fault_interrupt_state()
A Ddce_v6_0.c2893 case AMDGPU_IRQ_STATE_DISABLE: in dce_v6_0_set_crtc_vblank_interrupt_state()
2928 case AMDGPU_IRQ_STATE_DISABLE: in dce_v6_0_set_hpd_interrupt_state()
3043 if (state == AMDGPU_IRQ_STATE_DISABLE) in dce_v6_0_set_pageflip_interrupt_state()
A Dgfx_v7_0.c4628 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v7_0_set_gfx_eop_interrupt_state()
4679 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v7_0_set_compute_eop_interrupt_state()
4702 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v7_0_set_priv_reg_fault_state()
4727 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v7_0_set_priv_inst_fault_state()
A Dgfx_v8_0.c6429 state == AMDGPU_IRQ_STATE_DISABLE ? 0 : 1); in gfx_v8_0_set_gfx_eop_interrupt_state()
6468 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v8_0_set_compute_eop_interrupt_state()
6489 state == AMDGPU_IRQ_STATE_DISABLE ? 0 : 1); in gfx_v8_0_set_priv_reg_fault_state()
6500 state == AMDGPU_IRQ_STATE_DISABLE ? 0 : 1); in gfx_v8_0_set_priv_inst_fault_state()
6552 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v8_0_set_cp_ecc_int_state()
6597 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v8_0_set_sq_int_state()
A Dgfx_v12_0.c4658 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v12_0_set_gfx_eop_interrupt_state()
4709 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v12_0_set_compute_eop_interrupt_state()
4824 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v12_0_set_priv_reg_fault_state()
4870 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v12_0_set_bad_op_fault_state()
4915 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v12_0_set_priv_inst_fault_state()
A Dgfx_v11_0.c6124 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v11_0_set_gfx_eop_interrupt_state()
6181 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v11_0_set_compute_eop_interrupt_state()
6296 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v11_0_set_priv_reg_fault_state()
6342 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v11_0_set_bad_op_fault_state()
6387 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v11_0_set_priv_inst_fault_state()
6496 if (state == AMDGPU_IRQ_STATE_DISABLE) {
A Dgfx_v9_0.c5945 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v9_0_set_gfx_eop_interrupt_state()
5992 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v9_0_set_compute_eop_interrupt_state()
6043 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v9_0_set_priv_reg_fault_state()
6079 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v9_0_set_bad_op_fault_state()
6112 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v9_0_set_priv_inst_fault_state()
6139 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v9_0_set_cp_ecc_error_state()
A Dgmc_v7_0.c1228 case AMDGPU_IRQ_STATE_DISABLE: in gmc_v7_0_vm_fault_interrupt_state()
A Dgfx_v9_4_3.c3107 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v9_4_3_xcc_set_compute_eop_interrupt_state()
3159 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v9_4_3_set_priv_reg_fault_state()
3199 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v9_4_3_set_bad_op_fault_state()
3238 case AMDGPU_IRQ_STATE_DISABLE: in gfx_v9_4_3_set_priv_inst_fault_state()
A Dgmc_v8_0.c1390 case AMDGPU_IRQ_STATE_DISABLE: in gmc_v8_0_vm_fault_interrupt_state()

Completed in 132 milliseconds

12