Home
last modified time | relevance | path

Searched refs:CACHELINE_ALIGNED_DATA (Results 1 – 4 of 4) sorted by relevance

/linux/arch/mips/kernel/
A Dvmlinux.lds.S96 CACHELINE_ALIGNED_DATA(1 << CONFIG_MIPS_L1_CACHE_SHIFT)
/linux/arch/x86/kernel/
A Dvmlinux.lds.S180 CACHELINE_ALIGNED_DATA(L1_CACHE_BYTES)
/linux/arch/powerpc/kernel/
A Dvmlinux.lds.S382 CACHELINE_ALIGNED_DATA(L1_CACHE_BYTES)
/linux/include/asm-generic/
A Dvmlinux.lds.h391 #define CACHELINE_ALIGNED_DATA(align) \ macro
1123 CACHELINE_ALIGNED_DATA(cacheline) \

Completed in 9 milliseconds