Home
last modified time | relevance | path

Searched refs:CLKID_FCLK_DIV3 (Results 1 – 25 of 27) sorted by relevance

12

/linux/include/dt-bindings/clock/
A Damlogic,a1-pll-clkc.h20 #define CLKID_FCLK_DIV3 7 macro
A Damlogic,c3-pll-clkc.h17 #define CLKID_FCLK_DIV3 7 macro
A Damlogic,s4-pll-clkc.h15 #define CLKID_FCLK_DIV3 5 macro
A Daxg-clkc.h14 #define CLKID_FCLK_DIV3 3 macro
A Dgxbb-clkc.h13 #define CLKID_FCLK_DIV3 5 macro
A Dmeson8b-clkc.h13 #define CLKID_FCLK_DIV3 6 macro
A Dg12a-clkc.h14 #define CLKID_FCLK_DIV3 3 macro
/linux/Documentation/devicetree/bindings/clock/
A Damlogic,a1-peripherals-clkc.yaml68 <&clkc_pll CLKID_FCLK_DIV3>,
A Damlogic,axg-audio-clkc.yaml147 <&clkc CLKID_FCLK_DIV3>,
/linux/drivers/clk/meson/
A Da1-pll.c282 [CLKID_FCLK_DIV3] = &fclk_div3.hw,
A Dc3-pll.c631 [CLKID_FCLK_DIV3] = &fclk_div3.hw,
A Ds4-pll.c742 [CLKID_FCLK_DIV3] = &s4_fclk_div3.hw,
A Dmeson8b.c2784 [CLKID_FCLK_DIV3] = &meson8b_fclk_div3.hw,
2988 [CLKID_FCLK_DIV3] = &meson8b_fclk_div3.hw,
3203 [CLKID_FCLK_DIV3] = &meson8b_fclk_div3.hw,
A Dgxbb.c2738 [CLKID_FCLK_DIV3] = &gxbb_fclk_div3.hw,
2946 [CLKID_FCLK_DIV3] = &gxbb_fclk_div3.hw,
A Dg12a.c4384 [CLKID_FCLK_DIV3] = &g12a_fclk_div3.hw,
4611 [CLKID_FCLK_DIV3] = &g12a_fclk_div3.hw,
4879 [CLKID_FCLK_DIV3] = &g12a_fclk_div3.hw,
A Daxg.c1899 [CLKID_FCLK_DIV3] = &axg_fclk_div3.hw,
/linux/arch/arm64/boot/dts/amlogic/
A Dmeson-g12.dtsi83 <&clkc CLKID_FCLK_DIV3>,
A Dmeson-a1.dtsi302 <&clkc_pll CLKID_FCLK_DIV3>,
A Damlogic-c3.dtsi127 <&clkc_pll CLKID_FCLK_DIV3>,
A Dmeson-sm1.dtsi163 <&clkc CLKID_FCLK_DIV3>,
A Dmeson-gxbb.dtsi773 assigned-clock-parents = <&clkc CLKID_FCLK_DIV3>,
A Dmeson-gxl.dtsi843 assigned-clock-parents = <&clkc CLKID_FCLK_DIV3>,
A Dmeson-s4.dtsi110 <&clkc_pll CLKID_FCLK_DIV3>,
/linux/arch/arm/boot/dts/amlogic/
A Dmeson8b.dtsi704 <&clkc CLKID_FCLK_DIV3>,
A Dmeson8.dtsi729 <&clkc CLKID_FCLK_DIV3>,

Completed in 61 milliseconds

12