Home
last modified time | relevance | path

Searched refs:CLKID_VCLK_DIV2 (Results 1 – 10 of 10) sorted by relevance

/linux/include/dt-bindings/clock/
A Daxg-clkc.h133 #define CLKID_VCLK_DIV2 123 macro
A Dgxbb-clkc.h194 #define CLKID_VCLK_DIV2 186 macro
A Damlogic,s4-peripherals-clkc.h59 #define CLKID_VCLK_DIV2 49 macro
A Dmeson8b-clkc.h149 #define CLKID_VCLK_DIV2 142 macro
A Dg12a-clkc.h160 #define CLKID_VCLK_DIV2 149 macro
/linux/drivers/clk/meson/
A Dmeson8b.c2919 [CLKID_VCLK_DIV2] = &meson8b_vclk_div2_div_gate.hw,
3123 [CLKID_VCLK_DIV2] = &meson8b_vclk_div2_div_gate.hw,
3338 [CLKID_VCLK_DIV2] = &meson8b_vclk_div2_div_gate.hw,
A Dgxbb.c2912 [CLKID_VCLK_DIV2] = &gxbb_vclk_div2.hw,
3119 [CLKID_VCLK_DIV2] = &gxbb_vclk_div2.hw,
A Dg12a.c4531 [CLKID_VCLK_DIV2] = &g12a_vclk_div2.hw,
4758 [CLKID_VCLK_DIV2] = &g12a_vclk_div2.hw,
5026 [CLKID_VCLK_DIV2] = &g12a_vclk_div2.hw,
A Daxg.c2018 [CLKID_VCLK_DIV2] = &axg_vclk_div2.hw,
A Ds4-peripherals.c3348 [CLKID_VCLK_DIV2] = &s4_vclk_div2.hw,

Completed in 70 milliseconds