Home
last modified time | relevance | path

Searched refs:CLK_MCU_BUS_SEL (Results 1 – 9 of 9) sorted by relevance

/linux/include/dt-bindings/clock/
A Dmediatek,mt8365-clk.h296 #define CLK_MCU_BUS_SEL 0 macro
A Dmt2712-clk.h291 #define CLK_MCU_BUS_SEL 2 macro
A Dmt8183-clk.h423 #define CLK_MCU_BUS_SEL 2 macro
/linux/arch/arm64/boot/dts/mediatek/
A Dmt8365.dtsi142 clocks = <&mcucfg CLK_MCU_BUS_SEL>,
162 clocks = <&mcucfg CLK_MCU_BUS_SEL>,
182 clocks = <&mcucfg CLK_MCU_BUS_SEL>,
202 clocks = <&mcucfg CLK_MCU_BUS_SEL>,
A Dmt8183.dtsi285 clocks = <&mcucfg CLK_MCU_BUS_SEL>,
/linux/Documentation/devicetree/bindings/interconnect/
A Dmediatek,cci.yaml68 clocks = <&mcucfg CLK_MCU_BUS_SEL>,
/linux/drivers/clk/mediatek/
A Dclk-mt2712.c788 MUX_GATE_FLAGS(CLK_MCU_BUS_SEL, "mcu_bus_sel", mcu_bus_parents, 0x7C0,
A Dclk-mt8183.c615 MUX(CLK_MCU_BUS_SEL, "mcu_bus_sel", mcu_bus_parents, 0x7C0, 9, 2),
A Dclk-mt8365.c538 MUX_GATE_FLAGS(CLK_MCU_BUS_SEL, "mcu_bus_sel", mcu_bus_parents, 0x7C0,

Completed in 19 milliseconds