Home
last modified time | relevance | path

Searched refs:CLK_MM_DISP_AAL0 (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/clk/mediatek/
A Dclk-mt6765-mm.c40 GATE_MM(CLK_MM_DISP_AAL0, "mm_disp_aal0", "mm_ck", 14),
A Dclk-mt8186-mm.c40 GATE_MM0(CLK_MM_DISP_AAL0, "mm_disp_aal0", "top_disp", 8),
A Dclk-mt6779-mm.c64 GATE_MM0(CLK_MM_DISP_AAL0, "mm_disp_aal0", "mm_sel", 28),
A Dclk-mt8183-mm.c64 GATE_MM0(CLK_MM_DISP_AAL0, "mm_disp_aal0", "mm_sel", 28),
A Dclk-mt8192-mm.c51 GATE_MM0(CLK_MM_DISP_AAL0, "mm_disp_aal0", "disp_sel", 8),
/linux/include/dt-bindings/clock/
A Dmt6765-clk.h265 #define CLK_MM_DISP_AAL0 14 macro
A Dmt6779-clk.h368 #define CLK_MM_DISP_AAL0 28 macro
A Dmt8183-clk.h336 #define CLK_MM_DISP_AAL0 27 macro
A Dmt8186-clk.h308 #define CLK_MM_DISP_AAL0 7 macro
A Dmt8192-clk.h432 #define CLK_MM_DISP_AAL0 8 macro
/linux/arch/arm64/boot/dts/mediatek/
A Dmt8183.dtsi1803 clocks = <&mmsys CLK_MM_DISP_AAL0>;
A Dmt8192.dtsi1563 clocks = <&mmsys CLK_MM_DISP_AAL0>;
A Dmt8186.dtsi1884 clocks = <&mmsys CLK_MM_DISP_AAL0>;

Completed in 30 milliseconds