Searched refs:CLK_MM_MDP_WROT0 (Results 1 – 18 of 18) sorted by relevance
| /linux/drivers/clk/mediatek/ |
| A D | clk-mt6765-mm.c | 31 GATE_MM(CLK_MM_MDP_WROT0, "mm_mdp_wrot0", "mm_ck", 5),
|
| A D | clk-mt6795-mm.c | 45 GATE_MM0(CLK_MM_MDP_WROT0, "mm_mdp_wrot0", "mm_sel", 12),
|
| A D | clk-mt6797-mm.c | 45 GATE_MM0(CLK_MM_MDP_WROT0, "mm_mdp_wrot0", "mm_sel", 12),
|
| A D | clk-mt6779-mm.c | 53 GATE_MM0(CLK_MM_MDP_WROT0, "mm_mdp_wrot0", "mm_sel", 17),
|
| A D | clk-mt8183-mm.c | 53 GATE_MM0(CLK_MM_MDP_WROT0, "mm_mdp_wrot0", "mm_sel", 17),
|
| A D | clk-mt8173-mm.c | 48 GATE_MM0(CLK_MM_MDP_WROT0, "mm_mdp_wrot0", "mm_sel", 12),
|
| A D | clk-mt2712-mm.c | 56 GATE_MM0(CLK_MM_MDP_WROT0, "mm_mdp_wrot0", "mm_sel", 12),
|
| /linux/include/dt-bindings/clock/ |
| A D | mediatek,mt6795-clk.h | 231 #define CLK_MM_MDP_WROT0 12 macro
|
| A D | mt6797-clk.h | 227 #define CLK_MM_MDP_WROT0 13 macro
|
| A D | mt6765-clk.h | 256 #define CLK_MM_MDP_WROT0 5 macro
|
| A D | mt8173-clk.h | 259 #define CLK_MM_MDP_WROT0 12 macro
|
| A D | mt2712-clk.h | 313 #define CLK_MM_MDP_WROT0 12 macro
|
| A D | mt6779-clk.h | 358 #define CLK_MM_MDP_WROT0 18 macro
|
| A D | mt8183-clk.h | 326 #define CLK_MM_MDP_WROT0 17 macro
|
| /linux/Documentation/devicetree/bindings/media/ |
| A D | mediatek,mdp3-wrot.yaml | 86 clocks = <&mmsys CLK_MM_MDP_WROT0>;
|
| A D | mediatek-mdp.txt | 84 clocks = <&mmsys CLK_MM_MDP_WROT0>;
|
| /linux/arch/arm64/boot/dts/mediatek/ |
| A D | mt8173.dtsi | 1052 clocks = <&mmsys CLK_MM_MDP_WROT0>;
|
| A D | mt8183.dtsi | 1711 clocks = <&mmsys CLK_MM_MDP_WROT0>;
|
Completed in 549 milliseconds